Branch on cache hit/miss for compiler-assisted miss delay tolera

Details Branch on cache hit/miss for compiler-assisted miss delay tolera Branch on cache hit/miss for compiler-assisted miss delay tolera

1996-03-14

1998-06-02

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711118, 711122, 711144, G06F 945, G06F 1200

Patent

active

057615152

ABSTRACT:
In a computer system having a hierarchical memory, the problem of tolerating cache miss latency is solved by dynamically switching appropriately between two different code sequences, one optimized at compile-time, assuming a cache-hit, and the other optimized at compile-time, assuming a cache-miss. A method for processing instructions and data in a computer system including a hierarchical memory and a static instruction sequence including a memory access instruction and associated memory access latency specific code sequences, each code sequence optimized dependent on an execution of the memory access instruction causing one of a hit or a miss at a level of the memory hierarchy, includes the steps of: decoding and executing the memory access instruction and storing information indicating whether the execution of the memory access instruction caused the hit or the miss; and branching to a cache hit optimized code sequence when the information indicates the hit and a miss optimized code sequence when the information indicates the miss, responsive to the step of storing. Preferably, the memory access latency specific code sequences are associated with one or more identified critical miss-points. The step of branching may be responsive to an inserted branch instruction associated with the memory access instruction. The branch instruction may also specify a level of the cache memory upon which the step of branching is recommended.

REFERENCES:
patent: 4722071 (1988-01-01), Gates et al.
patent: 5043870 (1991-08-01), Ditzel et al.
patent: 5175856 (1992-12-01), Van Dyke et al.
patent: 5193157 (1993-03-01), Barbour et al.
patent: 5212794 (1993-05-01), Pettis et al.
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5303377 (1994-04-01), Gupta et al.
patent: 5357618 (1994-10-01), Mirza et al.
patent: 5664193 (1997-09-01), Tirumalai
Mark Horowitz et al., "Informing Loads: Enabling Software to Observe and React to Memory Behavior", Stanford University Technical Report CSL-TR-95-673 (also numbered STAN-CS-95-675), Jul. 1995.

Affiliated with

Also associated with

Rating

Branch on cache hit/miss for compiler-assisted miss delay tolera does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Branch on cache hit/miss for compiler-assisted miss delay tolera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch on cache hit/miss for compiler-assisted miss delay tolera will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1472835