Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-07-12
2005-07-12
Iqbal, Nadeem (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S043000
Reexamination Certificate
active
06918060
ABSTRACT:
A method, apparatus, system, and machine-readable medium to bound data transmission latency by transmitting error verification data at a point during a data transmission based upon loading of a channel for the data transmission is provided. Embodiments may comprise determining the loading of a communication channel and transmitting error verification data to a target device based upon the loading. More specifically, some embodiments transmit error verification data at intervals, variable intervals in some embodiments, to balance transmission latency against the bandwidth available from a communication medium.
REFERENCES:
patent: 5758053 (1998-05-01), Takeuchi et al.
patent: 5802263 (1998-09-01), Dittmar et al.
patent: 6330639 (2001-12-01), Fanning
patent: 6438707 (2002-08-01), Ronstrom
patent: 6467031 (2002-10-01), Fanning
patent: 6496894 (2002-12-01), Fanning
patent: 6523092 (2003-02-01), Fanning
patent: 6604186 (2003-08-01), Fanning
patent: 6615308 (2003-09-01), Fanning
patent: 6625695 (2003-09-01), Fanning
patent: 6631476 (2003-10-01), Vandesteeg et al.
patent: 6640312 (2003-10-01), Thomson et al.
patent: 6650586 (2003-11-01), Fanning
patent: 6684311 (2004-01-01), Fanning
patent: 6701459 (2004-03-01), Ramanathan et al.
patent: 6701469 (2004-03-01), Matter et al.
patent: 2002/0007468 (2002-01-01), Kampe et al.
patent: 2002/0069352 (2002-06-01), Fanning
patent: 2003/0084029 (2003-05-01), Fanning
patent: 2003/0135682 (2003-07-01), Fanning
patent: 2003/0145134 (2003-07-01), Wehage et al.
patent: 2003/0158992 (2003-08-01), Ajanovic et al.
Rohit Chhabra, Intel Communication Group, Intel Corporation; Why Build Products Based on Third Generation I/O Architecture?; Copyright 2001, Compaq Computer Corp., Dell Computer Corp., Intel Corp., International Business Machines Corp., Microsoft Corp.; No. of pages -2.
Ajay V. Bhatt, Technology & Research Labs, Intel Corporation; Creating a Third Generation I/O Interconnect; Copyright 2001, Compaq Computer Corp., Dell Computer Corp., Intel Corp., International Business Machines Corp., Microsoft Corp.; pp.-1-8.
Ajay V. Bhatt, Creating a Third Generation IO Bus; Intel Developer Forum Fall 2001; Intel Labs; Aug. 27-30, 2001, pp. 1-29.
Gerald Holzhammer, Creating a Third Generation I/O Bus; Intel Developer UPDATE Magazine; Sep. 2001; pp. 1-5.
Abandoned U.S. Appl. No. 09/467,106, filed on Dec. 10, 1999; entitled Method and Apparatus for Peripheral Component Interface Bus Speed Selection.
Bonura Timothy M.
Huter Jeffrey B.
Iqbal Nadeem
LandOfFree
Bounding data transmission latency based upon link loading... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bounding data transmission latency based upon link loading..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bounding data transmission latency based upon link loading... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3367820