Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1997-12-18
1999-09-28
Utech, Benjamin
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438625, 438714, 438631, H01L 21312
Patent
active
059587989
ABSTRACT:
Spin-on HSQ is employed to gap fill patterned metal layers in manufacturing ultra high density, multi-metal layer semiconductor devices. The degradation of deposited HSQ layers during formation of borderless vias, as from photoresist stripping using an O.sub.2 -containing plasma, is significantly reduced or prevented by including hydrogen in the stripping plasma. Embodiments include stripping in a plasma containing a sufficient amount of a forming gas (H.sub.2 /N.sub.2) to prevent reduction of the number of Si--H bonds of the deposited HSQ gap fill layer below about 70%, before and after solvent cleaning.
REFERENCES:
patent: 5334554 (1994-08-01), Lin et al.
patent: 5607773 (1997-03-01), Ahlburn et al.
patent: 5628871 (1997-05-01), Shinagawa
patent: 5756396 (1998-05-01), Lee et al.
A. J. Konecni et al., "A Stable Plasma Treated CVD Titanium Nitride Film for Barrier/Glue Layer Applications," VMIC Conference, Jun. 18-20, 1996, 1996 ISMIC--106/96/0181(c), pp. 181-183.
Kim et al., "Stability of TiN Films Prepared by Chemical Vapor Deposition Using Tetrakis-dimethylamino Titanium," Electrochem. Soc., vol. 143, No. 9, Sep. 1996, pp. L188-L190.
Iacoponi et al., "Resistivity Enhancement of CVD TiN With In-Situ Nitrogen Plasma and Its Application in Low Resistance Multilevel Interconnects," Advanced Metalization and Interconnect Systems for ULSI, 1995, (5 pages).
Eizenberg et al., "Chemical vapor deposited TiCN: A new barrier metallization for submicron via and contact applications," J. Vac. Sci. Technol. A, vol. 13, No. 3, May/Jun. 1995, pp. 590-595.
Eizenberg et al., "TiCN: A new chemical vapor deposited contact barrier metallization for submicron devices," (3 pages).
Hillman et al., "Comparison of Titanium Nitride Barrier Layers Produced by Inorganic and Organic CVD," Jun. 9-10, 1992, VMIC Conference, 1992, ISMIC-101/92/0246, pp. 246-252.
Liu et al., "Integrated HDP Technology for Sub-0.25 Micron Gap Fill," Jun. 10-12, 1997, VMIC Conference, 1997, ISMIC-107/97/0618(c), pp. 618-619.
Bothra et al., "Integration of 0.25.mu.m Three and Five Level Interconnect System for High Performance ASIC," Jun. 10-12, 1997, VMIC Conference, 1997, ISMIC-107/97/0043, pp. 43-48.
Wang et al., "Process Window Characterization of ULTIMA HDP-CVD.TM. USG Film," Feb. 10-11, 1997, DUMIC Conference 1997 ISMIC-222D/97/0405, pp. 405-408, 619.
Saikawa et al., "High Density Plasma CVD for 0.3.mu.m Device Application," Jun. 18-20, 1996, VMIC Conference 1996 ISMIC-106/96/0069(c), pp. 69-75.
Nguyen et al., "Characterization of High Density Plasma Deposited Silicon Oxide Dielectric for 0.25 Micron ULSI," Jun. 27-29, 1995, VMIC Conference 1995 ISMIC-104/95/0069, pp. 69-74.
Advanced Micro Devices , Inc.
Chen Kin-Chan
Utech Benjamin
LandOfFree
Borderless vias without degradation of HSQ gap fill layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Borderless vias without degradation of HSQ gap fill layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Borderless vias without degradation of HSQ gap fill layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-702698