Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration
Reexamination Certificate
2006-03-10
2010-10-26
Tran, Vincent T (Department: 2115)
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
C711S154000, C326S041000
Reexamination Certificate
active
07822958
ABSTRACT:
According to various embodiments of the present invention, a programmable device assembly includes an FPGA coupled to a nonvolatile serial configuration memory (e.g., serial flash memory) and a volatile fast bulk memory (e.g., SRAM or SDRAM). The nonvolatile serial configuration memory contains both the FPGA configuration data and CPU instructions. When a predetermined condition occurs, a serial memory access component that is hard coded on the FPGA automatically reads the configuration data from the nonvolatile serial configuration memory. The configuration data is used to configure the FPGA with various components, including a CPU, a boot ROM with code for a boot copier, and a bus structure. When the CPU boots, code for the boot copier is executed so that the CPU instructions are copied from the nonvolatile serial configuration memory to the volatile fast bulk memory. The CPU then executes the CPU instructions stored in the volatile fast bulk memory.
REFERENCES:
patent: 6049222 (2000-04-01), Lawman
patent: 6732263 (2004-05-01), May et al.
patent: 6948147 (2005-09-01), New et al.
patent: 6976160 (2005-12-01), Yin et al.
patent: 7051169 (2006-05-01), Ganton
patent: 7095247 (2006-08-01), Tang et al.
patent: 7243227 (2007-07-01), Knapp
patent: 7281082 (2007-10-01), Knapp
patent: 7328335 (2008-02-01), Sundararajan et al.
patent: 2003/0128050 (2003-07-01), Schultz
patent: 2003/0163656 (2003-08-01), Ganton
patent: 2004/0158699 (2004-08-01), Rhoads et al.
patent: 2006/0077193 (2006-04-01), Thielemans et al.
patent: 2006/0245274 (2006-11-01), Choi et al.
Nios II Flash Promarammer User Guide, Copyright @2004 Altera Corporation.
Allen Timothy P.
Draper Andrew
Ferrucci Aaron
Veenstra Kerry
Altera Corporation
Tran Vincent T
Weaver Austin Villeneuve & Sampson LLP
LandOfFree
Booting mechanism for FPGA-based embedded system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Booting mechanism for FPGA-based embedded system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Booting mechanism for FPGA-based embedded system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4207986