Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration – Loading initialization program
Reexamination Certificate
2007-08-14
2007-08-14
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
Loading initialization program
C711S102000
Reexamination Certificate
active
10716159
ABSTRACT:
A memory architecture allows for use of non-addressable NAND memory to be used as boot memory in digital processing systems. NAND memory, which is typically of lower cost and higher density, may displace all memory in processor systems, as particularly useful in low-power processor implementations. During commencement of a boot sequence, a preselected address is provided to a NAND flash memory. This preselected address coincides with that expected by a processor unit during commencement of a boot sequence. Upon completion of a selected duration, the NAND flash increments to a next, sequential memory location and thus outputs a sequence of instructions on its data lines. The data lines of the NAND flash memory are provided as input data lines to a processor unit. The processor unit, during a boot sequence, fetches subsequent boot instructions at a timing that coincides with that which is output from the NAND flash memory.
REFERENCES:
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5402383 (1995-03-01), Akaogi
patent: 5448045 (1995-09-01), Clark
patent: 5473775 (1995-12-01), Sakai et al.
patent: 5502835 (1996-03-01), Le et al.
patent: 5522026 (1996-05-01), Records et al.
patent: 5535357 (1996-07-01), Moran et al.
patent: 5794054 (1998-08-01), Le et al.
patent: 6058048 (2000-05-01), Kwon
patent: 6263399 (2001-07-01), Hwang
patent: 6377486 (2002-04-01), Lee
patent: 6400611 (2002-06-01), Franklin et al.
patent: 2003/0172261 (2003-09-01), Lee et al.
patent: 2003/0172661 (2003-09-01), Lee et al.
patent: 2004/0017708 (2004-01-01), Choi et al.
patent: 2004/0076069 (2004-04-01), Voth et al.
patent: 2004/0136259 (2004-07-01), Klint
patent: 2004/0213066 (2004-10-01), Imamiya
patent: 2004/0257874 (2004-12-01), Tanaka et al.
patent: 2005/0080987 (2005-04-01), Zitlaw
Inoue Atsushi
Kishida Junichi
Wong Douglas N.
Peikari B. James
Toshiba America Electronic Components Inc.
Tucker Ellis & West LLP
LandOfFree
Bootable NAND flash memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bootable NAND flash memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bootable NAND flash memory architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3830639