Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Patent
1996-01-16
1997-08-19
Nelms, David C.
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
36518909, 365226, G11C 1140
Patent
active
056595190
ABSTRACT:
A semiconductor memory device including at least two boosting voltage circuits which independently boost a supply voltage power level to a boosted voltage power level. A plurality of memory cell arrays each input the supply voltage power and store information therein. Driving circuits are connected to each of the memory cell arrays and supply the boosted voltage power to the memory cell arrays, the number of driving circuits preferably corresponding to the number of the boosting voltage circuits.
REFERENCES:
patent: 3942047 (1976-03-01), Buchanan
patent: 4862415 (1989-08-01), Nakano
patent: 5103113 (1992-04-01), Inui et al.
patent: 5179539 (1993-01-01), Horiguchi et al.
patent: 5289425 (1994-02-01), Horiguchi et al.
patent: 5291441 (1994-03-01), Kondo
Furutani et al., "An Adjustable Output Driver with a . . . ," IEEE Journal of Solid State Circuits, vol. 29, No. 3, pp. 308-310 (Mar. 1994).
Cho Soo-In
Lee Hyun-Seok
Nelms David C.
Samsung Electronics Co,. Ltd.
Tran Michael T.
LandOfFree
Boosting voltage generator of semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Boosting voltage generator of semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boosting voltage generator of semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1109971