Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1998-11-05
2000-11-07
Nelms, David
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
36518523, 327589, G11C 700
Patent
active
061445894
ABSTRACT:
A boosting circuit supplied by a first voltage level and a second voltage level, and having an output line capable of taking a third voltage level, the circuit having at least two distinct circuits for generating the third voltage level, the at least two circuits selectively activatable for generating the third voltage level and selectively coupleable to the output line.
REFERENCES:
patent: 4769792 (1988-09-01), Nogami et al.
patent: 5537362 (1996-07-01), Gill et al.
patent: 5612924 (1997-03-01), Miyamoto
patent: 5644534 (1997-07-01), Soejima
Campardo Giovanni
Ferrario Donato
Golla Carla Maria
Micheloni Rino
Galanthay Theodore E.
Ho Hoai V.
Nelms David
STMicroelecronics S.r.l.
Tarleton E. Russell
LandOfFree
Boosting circuit, particularly for a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Boosting circuit, particularly for a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boosting circuit, particularly for a memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1648006