Semiconductor device manufacturing: process – Making passive device – Planar capacitor
Reexamination Certificate
2006-11-21
2006-11-21
Smith, Bradley K. (Department: 2891)
Semiconductor device manufacturing: process
Making passive device
Planar capacitor
C438S210000, C438S252000, C257S299000
Reexamination Certificate
active
07138321
ABSTRACT:
An H-bridge circuit having a boost capacitor coupled to the gate of the low-side driver. A driver, in the form of a switching transistor is connected between the load and ground, thus providing a low-side driver. A capacitor is coupled to the gate of the low-side driver to provide a boosted voltage for rapid turn on of the gate. The size of the capacitor selected to be similar to the size of the capacitance associated with the low-side driver transistor.
REFERENCES:
patent: 4255756 (1981-03-01), Shimotori et al.
patent: 4454454 (1984-06-01), Valentine
patent: 4491746 (1985-01-01), Koike
patent: 4535203 (1985-08-01), Jenkins et al.
patent: 4720467 (1988-01-01), Muggli et al.
patent: 5045966 (1991-09-01), Alter
patent: 5204561 (1993-04-01), Rischmüller
patent: 5221881 (1993-06-01), Cameron
patent: 5285135 (1994-02-01), Carobolante et al.
patent: 5286991 (1994-02-01), Hui et al.
patent: 5297024 (1994-03-01), Carobolante
patent: 5302534 (1994-04-01), Monl et al.
patent: 5332954 (1994-07-01), Lankin
patent: 5364801 (1994-11-01), Smayling et al.
patent: 5489870 (1996-02-01), Arakawa
patent: 5566369 (1996-10-01), Carobolante
patent: 5608258 (1997-03-01), Rajkanan et al.
patent: 5642065 (1997-06-01), Choi et al.
patent: 5712536 (1998-01-01), Haas et al.
patent: 5737144 (1998-04-01), Ataee et al.
patent: 5757215 (1998-05-01), Schuelke et al.
patent: 5841603 (1998-11-01), Ramalho et al.
patent: 5867334 (1999-02-01), Soichi et al.
patent: 5869988 (1999-02-01), Jusuf et al.
patent: 5903034 (1999-05-01), Sakamoto et al.
patent: 5973366 (1999-10-01), Tada
patent: 6052017 (2000-04-01), Pidutti et al.
patent: 6124751 (2000-09-01), Pidutti
patent: 6166869 (2000-12-01), Pidutti et al.
patent: 6218895 (2001-04-01), De et al.
patent: 6759728 (2004-07-01), Pidutti
Irwin, Chap. 11, Maximum Average Power Transfer, Basic Engineering Circuit Analysis, 3rdEdition, p. 453-454, 1990.
Pedrazzini, “IBM's Hard Disk Drive Load/Unload Technology,”Computer Data Storage Newsletter, Jul. 1997, vol. 10(7), Issue No. 114, p. 12.
Carlson David V.
Fulk Steven J.
Jorgenson Lisa K.
Smith Bradley K.
STMicroelectronics Inc.
LandOfFree
Boost capacitor layout technique for an H-bridge integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Boost capacitor layout technique for an H-bridge integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boost capacitor layout technique for an H-bridge integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3653936