Bonded wafer with metal silicidation

Details Bonded wafer with metal silicidation Bonded wafer with metal silicidation

2005-06-21

2005-06-21

Loke, Steven (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S350000, C257S351000, C257S537000

Reexamination Certificate

active

06909146

ABSTRACT:
A silicon-on-insulator integrated circuit comprises a handle die, a substantially continuous and unbroken silicide layer over the handle die, and a substantially continuous and unbroken first dielectric layer overlying one side of the silicide layer. A device silicon layer having an upper surface overlies the first dielectric layer, and a second dielectric layer on the handle die underlies the opposite side of the silicide layer. Interconnected transistors are disposed in and at the upper surface of the device silicon layer. A silicon-on insulator integrated circuit includes a handle die and a first dielectric layer formed on the handle die. A substantially continuous and unbroken silicide layer is formed on the first dielectric layer; the silicide layer has a controlled resistance and provides a diffusion barrier to impurities. A substantially continuous and unbroken second dielectric layer is disposed between the silicide layer and a device silicon layer, and trenches extend through the device silicon layer and silicide layer and separate the device silicon layer into islands, each having an underlying continuous silicide area. Interconnected transistors are disposed in and at an upper surface of the device silicon layer. A bonded wafer integrated circuit comprised a handle die and a homogeneous silicide layer bonded to the handle die. A device layer is bonded to the silicide layer, and interconnected transistors are disposed in and at a surface of device layer.

REFERENCES:
patent: 2974075 (1961-03-01), Miller
patent: 3239908 (1966-03-01), Nakamura
patent: 3689357 (1972-09-01), Jordan
patent: 4638552 (1987-01-01), Shimbo et al.
patent: 4738935 (1988-04-01), Shimbo et al.
patent: 4826787 (1989-05-01), Muto et al.
patent: 4854986 (1989-08-01), Raby
patent: 4878957 (1989-11-01), Yamaguchi et al.
patent: 4883215 (1989-11-01), Goesele et al.
patent: 4962062 (1990-10-01), Uchiuyama et al.
patent: 4980306 (1990-12-01), Shimbo
patent: 5098861 (1992-03-01), Blackstone
patent: 5102821 (1992-04-01), Moslehi
patent: 5131968 (1992-07-01), Wells et al.
patent: 5168078 (1992-12-01), Reisman et al.
patent: 5169472 (1992-12-01), Goebel
patent: 5183769 (1993-02-01), Rutter et al.
patent: 5212397 (1993-05-01), See et al.
patent: 5266135 (1993-11-01), Short et al.
patent: 5362667 (1994-11-01), Linn et al.
patent: 5378919 (1995-01-01), Ochiai
patent: 5387555 (1995-02-01), Linn et al.
patent: 0 238 066 (1987-09-01), None
patent: 0 441 270 (1991-08-01), None
patent: 0 256 397 (1998-02-01), None
patent: 2 242 313 (1991-09-01), None
patent: 62-2122-148 (1987-06-01), None
patent: 1-73659 (1989-03-01), None
patent: 2-18961 (1990-01-01), None
patent: 2-148821 (1990-06-01), None
patent: 2-206118 (1990-08-01), None
M. Shimbo, et al., “Silicon-to-Silicon Direct Bonding Method”,Journal of Applied Physics., vol. 60(8), pp. 2987-2989, (Oct. 1986).
Wolf, et al., “Silicon Processing for the VLSI Era”,Lattice Press, vol. 1., pp. 390-391, 1986.
Sorab K. Ghandi, “Silicides”, VLSI Fabrication Principles,John Wiley&Sons, pp. 435-437, 1983.
S.P. Murarka, “Refractory Silicides For Integrated Circuits”,J. Vac. Science Technology, vol. 17(4), pp. 775-792, (Jul./Aug. 1980).
Toshiba KK, “Bonding Method for Semiconductor Wafer”,Patent Abstracts, vol. 9, No. 227 E-355, A 60121715, Jun. 11, 1985, Japan.
Fukuroda, et al., “Si Wafer Bonding with Ta Silicide Formation”,Japanese Journal of Applied Physics, vol. 30, No. 10A, pp. 1693-1695, (Oct. 1, 1991), Tokyo, Japan.
Muller and Stoffel, “Tensile Strength Characterization of Low-Temperature Fusion-Bonded Silicon Wafers”,Journal of Micromechanics&Microengineering, vol. 1, No. 3, pp. 161-166, (1991), New York.
Astrova, et al., “The Nature of the P-Type Layer Formed in the Interface Region of Semiconducting Wafers During Solid-Phase Direct Bonding of Silicon”, A.F. Ioffe Physicotechnical Institute,Russian Academy of Sciences, pp. 457-458, (Jul. 18, 1992), New York.
Imthurn et al., “Bonded Silicon-On-Sapphire Wafers and Devices”,Journal of Applied Physics, vol. 72, No. 6, pp. 2526-2527, (Sep. 15, 1992), New York.
Godbey, et al., “Fabrication of Bond and Etch-Back Silicon On Insulator Using Strained Si. sub 0.7 Ge, sub 0.3 Layer as An Eth Stop”,Journal of Electrochemical Society, vol. 137, No. 10. pp. 3219-3223, (Oct. 1990), New Hampshire.
J. Lasky, et al., “Silicon-On Insulator (SOI) By Bonding and Etch-Back”,1985 IEDM Tech., Dig., vol. 85, pp. 684-687.
Spierings and Haisma, “Diversity and Interfacial Phenomena in Direct Bonding”, An Overview, Proceedings First International Symposium on Semiconductor Wafer Bonding,Electrochemical Society Meeting, pp. 18-32, (Oct. 1991), Phoenix, Arizonia.
Maszara, “Semiconductor Wafer Bonding: An Overview, Proceedings of First International Symposium on Semiconductor Wafer Bonding”, Science Technology & Applications,Electrochemical Society Meeting, pp. 3-17, (Oct. 1991), Phoenix, Arizonia.
J. Haisma, et al. “Silicon On-Insulator Wafer Bonding Wafer Thinning Evaluations”,Japanese Journal Appl. Phys., vol. 28, No. 8, pp. 1426-1443, (1989).
**The above cited references were included with prior filed IDS's for application Nos. 08/915,841, 08/681,038, 08/351,933, 07/939,786, 07/834,439, 07/921,197, 08/430,312.

Affiliated with

Also associated with

Rating

Bonded wafer with metal silicidation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bonded wafer with metal silicidation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bonded wafer with metal silicidation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3518891