Block symmetrization in a field programmable gate array

Details Block symmetrization in a field programmable gate array Block symmetrization in a field programmable gate array

2005-03-01

2005-03-01

Le, Don (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S040000

Reexamination Certificate

active

06861869

ABSTRACT:
A architecture has top, middle and low levels. The top level is an array of B16×16 tiles enclosed by I/O blocks. The routing resources in the middle level are expressway routing channels including interconnect conductors. At the lowest level, there are block connect routing channels, local mesh routing channels, and direct connect interconnect conductors to connect the logic elements to further routing resources. Each B1 block includes four clusters of devices. Each of the clusters includes first and second LUT3s, a LUT2, and a DFF. Each of the LUT3shave three inputs and one output. Each of the LUT2shave two inputs and one output. Each DFF has a data input and a data output. In each of the clusters the outputs of the LUTs are multiplexed to the input of DFF, and symmetrized with the output of the DFF to form two outputs of each of the clusters.

REFERENCES:
patent: 5311080 (1994-05-01), Britton et al.
patent: 5469003 (1995-11-01), Kean
patent: 5490074 (1996-02-01), Agrawal et al.
patent: 5509128 (1996-04-01), Chan
patent: 5537057 (1996-07-01), Leong et al.
patent: 5648913 (1997-07-01), Bennett et al.
patent: 5671432 (1997-09-01), Bertolet et al.
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5850564 (1998-12-01), Ting et al.
patent: 5966027 (1999-10-01), Kapusta et al.
patent: 6038627 (2000-03-01), Plants
patent: 6107822 (2000-08-01), Mendel et al.
patent: 6130551 (2000-10-01), Agrawal et al.
patent: 6150841 (2000-11-01), Agrawal et al.
patent: 6205533 (2001-03-01), Margolus
patent: 6268743 (2001-07-01), Kaptanoglu
patent: 6286093 (2001-09-01), Chang et al.
patent: 6289494 (2001-09-01), Sample et al.
patent: 6300793 (2001-10-01), Ting et al.
patent: 6338106 (2002-01-01), Vorbach et al.
Y. Lia et al., “Hierarchical Interconnection Structure For Field Programmable Gate Arrays”,IEEE Transactions on Very Large Scale Integration(VLSI)Systems, vol. 5, No. 2, pp. 186-196, Jun. 1997.

Affiliated with

Also associated with

Rating

Block symmetrization in a field programmable gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Block symmetrization in a field programmable gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block symmetrization in a field programmable gate array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3395326