Block redundancy in ultra low power memory circuits

Details Block redundancy in ultra low power memory circuits Block redundancy in ultra low power memory circuits

2001-06-15

2003-03-18

Lam, David (Department: 2818)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S226000, C365S227000

Reexamination Certificate

active

06535437

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to block redundancy generally and, more particularly, to a block redundancy method and/or architecture that may be used with ultra low power memory circuits.
BACKGROUND OF THE INVENTION
Conventional block redundancy circuits may disconnect defective bitlines from a power supply using either fuses or gated loads. Conventional block redundancy circuits (i) only address standby current related to bitline defects, (ii) do not address defects related to intercell problems and (iii) are costly from a die area point of view.
Referring to
FIG. 1
, a conventional circuit
10
used for block and/or column redundancy is shown. The circuit
10
comprises a fuse
12
and a fuse
14
. The fuses
12
and
14
disconnect defective bitlines BIT and BITB from the power supply of the circuit
10
.
Referring to
FIG. 2
, another conventional circuit
20
used for block redundancy is shown. The circuit
20
comprises a gate
22
,
5
a number of transistors
24
a-
24
n
and a number of memory cells
26
a
-
26
n
. The transistors
24
a
-
24
n
disconnect defective bitlines BIT and BITB from the power supply of the circuit
20
. The transistors
24
a
-
24
n
are controlled by the gate
22
.
Referring to
FIG. 3
, another conventional circuit
30
for block redundancy is shown. The circuit
30
comprises a transistor
32
, a number of transistors
34
a
-
34
n
and a number of memory cells
36
a
-
36
n
. The transistor
32
supplies power to the circuit
30
. The transistors
34
a
-
34
n
are coupled between the power supply and the bitlines BIT and BITB. The transistors
34
a
-
34
n
control the power supplied to the bitlines BIT and BITB. Transistor
32
disconnects the power supply of circuit
30
from the defective bitlines BIT and BITB.
SUMMARY OF THE INVENTION
The present invention concerns a circuit comprising a memory array and a logic circuit. The memory array may be configured to read or write data in response to (i) one or more enable signals and (ii) one or more control signals. The logic circuit may be configured to generate the enable signals in response to one or more address signals. De-assertion of one or more of the enable signals generally reduces current consumption in the memory array.
The objects, features and advantages of the present invention may include implementing a method and/or architecture that may (i) allow a power supply to be completely decoupled from a memory array, including Vcc, bitlines and their associated wells, (ii) eliminate contribution to standby current caused by memory array defects, (iii) allow the power supply to be decoupled from sub wordline driver, bitline loads and sense amplifiers, (iv) disable operation of block write functions, (v) eliminate contribution of a defective block to operational current, and/or (vi) increase die area efficiency.


REFERENCES:
patent: 4281398 (1981-07-01), McKenny et al.
patent: 4587639 (1986-05-01), Aoyama et al.
patent: 4604730 (1986-08-01), Yoshida et al.
patent: 4908798 (1990-03-01), Urai
patent: 5235548 (1993-08-01), Kurkowski
patent: 5262993 (1993-11-01), Horiguchi et al.
patent: 5293348 (1994-03-01), Abe
patent: 5349557 (1994-09-01), Yoshida
patent: 5390150 (1995-02-01), Kwak et al.
patent: 5402376 (1995-03-01), Horiguchi et al.
patent: 5487041 (1996-01-01), Wada
patent: 5502674 (1996-03-01), Griffus et al.
patent: 5523975 (1996-06-01), Reddy
patent: 5581508 (1996-12-01), Sasaki et al.
patent: 5621690 (1997-04-01), Jungroth et al.
patent: 5671189 (1997-09-01), Ting et al.
patent: 5673231 (1997-09-01), Furutani
patent: 5691952 (1997-11-01), Sasaki et al.
patent: 5706231 (1998-01-01), Kokubo
patent: 5748520 (1998-05-01), Asaka et al.
patent: 5796664 (1998-08-01), Tsuruda et al.
patent: 5798974 (1998-08-01), Yamagata
patent: 6058052 (2000-05-01), Steadman
patent: 6125067 (2000-09-01), Waller et al.
patent: 6134177 (2000-10-01), Kang
patent: 6201745 (2001-03-01), Ryu et al.
patent: 6208570 (2001-03-01), Brown et al.
patent: 6212118 (2001-04-01), Fujita
patent: 6215699 (2001-04-01), Yamamoto
patent: 6249464 (2001-06-01), Silver et al.
“Fault Tolerance in VLSI Circuits”, By Israel Korean and Adit D. Singh, IEEE Computer, Jul. 1990, pp. 73-83.
“A 2.5-V 2.0-Gbyte/s 288-Mb Packet-Based DRAM with Enhanced Cell Efficiency and Noise Immunity”, By Kye-Hyun Kyung et al., IEEE Journal of Solid-State Circuits, vol. 36, No. 5, May 2001, pp. 735-743.
“Abnormal Leakage Suppression (ALS) Scheme for Low Standby Current SRAMs”, By Kouichi Kanda et al., 2001 IEEE International Solid-State Circuits Conference, Feb. 6, 2001, Ten pages.
“A Circuit Technology for High-Speed Battery-Operated 16-Mb CMOS DRAM's”, By Hiroyuki Yamauchi et al., IEEE Journal of Solid-State Circuits, vol. 28, No. 11, Nov. 1993, pp. 1084-1091.
“Yield Optimization in Large RAM's with Hierarchical Redundancy”, By Kumar N. Ganapathy et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 9, Sep. 1991, pp. 1259-1264.
“SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories”, By Shigehiro Kuge et al., IEEE Journal of Solid-State Circuits, vol. 31, No. 4, Apr. 1996, pp. 586-591.
“High-Speed, High-Reliability Circuit Design for Megabit DRAM”, By Peter Gillingham et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 8, Aug. 1991, pp. 1171-1175.
“Fault-Tolerant Designs for 256 Mb DRAM”, By Toshiaki Kirihata, et al., IEEE Journal of Solid-State Circuits, vol. 31, No. 4, Apr. 1996, pp. 558-566.
“Redundancy Techniques for High-Density DRAMs”, By Masashi Horiguchi, 1996 Innovative Systems in Silicon Conference, 1997 IEEE, pp. 22-29.
“Column Redundancy Scheme for Multiple I/O DRAM Using Mapping Table”, By Yong-Weon Jeon et al., Electronics Letters, May 25, 2000, vol. 36, No. 11, pp. 940-942.
“A New Column Redundancy Scheme For Fast Access Time of 64-Mb DRAM”, By Young-Hyun Jun et al., 1993 IEEE International Symposium on Circuits and Systems, May 3-6, 1993, pp. 1937-1940.
“A 6.5ns 1Mb BiCMOS ECL SRAM”, By Yasuhiko Maki et al., 1990 IEEE International Solid-State Circuits Conference, Feb. 15, 1990, pp. 136-138.
“A Low Power 16k GaAs HMESFET Static RAM With Built-In Redundancy”, By T. Tsen et al., GaAs IC Symposium, Technical Digest, Oct. 7-10, 1990 IEEE, pp. 155-157.
“High-Reliability Fault-Tolerant 16-Mbit Memory Chip”, By C.H. Stapper et al., 1991 Proceedings Annual Reliability and Maintainability Symposium, IEEE, Jan. 29-31, 1991, pp. 48-56.
“A 16 Mb Mask ROM With Programmable Redundancy”, By Yasuo Neruke et al., 1989 IEEE International Solid-State Circuits Conference, Feb. 15-17, 1989, pp. 128-129 and 311.
“I/O Divided Column Redundancy Scheme For High-Speed DRAM With Multiple I/Os”, By Jae-Goo Lee et al., Electronics Letters Nov. 23, 2000, vol. 36, No. 24, pp. 1996-1997.
“A New Column Redundancy Scheme For Yield Improvement of High Speed DRAMs With Multiple Bit Pre-fetch Structure”, By Jae-Goo Lee et al., 2001 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 14-16, 2001, pp. 69-70.
“Design Methodology For Defect Tolerant Integrated Circuits”, By Wojciech Maly, IEEE 1988 Custom Integrated Circuits Conference, May 16-19, 1988, pp. 27.5.1-27.5.4.

Affiliated with

Also associated with

Rating

Block redundancy in ultra low power memory circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Block redundancy in ultra low power memory circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block redundancy in ultra low power memory circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3024458