Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-05-24
2005-05-24
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C326S041000, C326S047000, C326S101000
Reexamination Certificate
active
06898777
ABSTRACT:
An FPGA architecture has top, middle and low levels. The top level of the architecture is an array of the B16×16 tiles arranged in a rectangular array and enclosed by I/O blocks on the periphery. On each of the four sides of a B16×16 tile, and also associated with each of the I/O blocks is a freeway routing channel. A B16×16 tile in the middle level of hierarchy is a sixteen by sixteen array of B1blocks. The routing resources in the middle level of hierarchy are expressway routing channels M1, M2, and M3including groups of interconnect conductors. At the lowest level of the semi-hierarchical FPGA architecture, there are block connect (BC) routing channels, local mesh (LM) routing channels, and direct connect (DC) interconnect conductors. Each BC routing channel is coupled to an expressway tab to provide access for each B1block to the expressway routing channels M1, M2, and M3, respectively. Each BC routing channel has nine interconnect conductors which are grouped into three groups of three interconnect conductors. Each group of three interconnect conductors is connected to a first side of a Extension Block (EB) 3×3 switch matrix. A second side of each EB 3×3 switch matrix is coupled to the E-tab. Between adjacent B1blocks, in both the horizontal and vertical directions, the leads on the second side of a first EB 3×3 switch matrix may be coupled to the leads on the second side of second EB3×3 switch matrix by BC criss-cross extension.
REFERENCES:
patent: 5469003 (1995-11-01), Kean
patent: 5490074 (1996-02-01), Agrawal et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5648913 (1997-07-01), Bennett et al.
patent: 5850564 (1998-12-01), Ting et al.
patent: 5966027 (1999-10-01), Kapusta et al.
patent: 6130551 (2000-10-01), Agrawal et al.
patent: 6150841 (2000-11-01), Agrawal et al.
patent: 6289494 (2001-09-01), Sample et al.
patent: 6300793 (2001-10-01), Ting et al.
patent: 6567968 (2003-05-01), Kaptanoglu
Lai et al. “Hierarchical interconnection structures for field programmable gate arrays”, IEEE Transactions on Very Large Scale Integration (VLSI) systems, vol. 5, No. 2, Jun. 1997, pp. 186-196.
Actel Corporation
Kik Phallaka
Sierra Patent Group
Smith Matthew
LandOfFree
Block level routing architecture in a field programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Block level routing architecture in a field programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block level routing architecture in a field programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3432976