Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-01-04
2005-01-04
Le, Don (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000
Reexamination Certificate
active
06838903
ABSTRACT:
A logic block in a field programmable gate array comprises a plurality of clusters of logic devices. At least one of the logic devices in each of the clusters has an input or an output. A first set of interconnect conductors enters the logic block from a first side and forming a programmable intersection with the input or the output of at least one of the logic devices in each of the clusters. A second set of interconnect conductors enters the logic block from a second side and forming a programmable intersection with the input or output of one of the logic devices in each cluster, the first set of interconnect conductors forming a pairwise hardwired connection with the second set of interconnect conductors. An interconnect conductor splitting extension is disposed between the first set of interconnect conductors and the second set of interconnect conductors.
REFERENCES:
patent: 5371422 (1994-12-01), Patel et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5469003 (1995-11-01), Kean
patent: 5490074 (1996-02-01), Agrawal et al.
patent: 5509128 (1996-04-01), Chan
patent: 5537057 (1996-07-01), Leong et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5648913 (1997-07-01), Bennett et al.
patent: 5671432 (1997-09-01), Bertolet et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5850564 (1998-12-01), Ting et al.
patent: 5942914 (1999-08-01), Reddy et al.
patent: 5966027 (1999-10-01), Kapusta et al.
patent: 6038627 (2000-03-01), Plants
patent: 6130551 (2000-10-01), Agrawal et al.
patent: 6150841 (2000-11-01), Agrawal et al.
patent: 6205533 (2001-03-01), Margolus
patent: 6268743 (2001-07-01), Kaptanoglu
patent: 6280011 (2001-08-01), Schloeman et al.
patent: 6286093 (2001-09-01), Chang et al.
patent: 6289494 (2001-09-01), Sample et al.
patent: 6300793 (2001-10-01), Ting et al.
patent: 6338106 (2002-01-01), Vorbach et al.
patent: 6567968 (2003-05-01), Kaptanoglu
patent: WO 0049718 (2000-08-01), None
D. Bursky, “Variable-Grain Architecture Pumps Up PFGA Performance”,Digital Design,vol. 46, No. 4 pp. 102, 104 and 106, Feb. 23, 1998.
Lai et al., “Hierarchical Interconnection Structures for Field Programmable Gate Arrays”,IEEE Transactions on Very Large Scale Integration(VLSI)Systems,vol. 5, No. 2, pp. 186-196, Jun. 1997.
Actel Corporation
Le Don
Sierra Patent Group Ltd.
LandOfFree
Block connector splitting in logic block of a field... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Block connector splitting in logic block of a field..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block connector splitting in logic block of a field... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3438263