Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2006-09-05
2006-09-05
Shin, Christopher (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S008000, C716S030000, C382S244000
Reexamination Certificate
active
07103685
ABSTRACT:
A method and system for processing a plurality of multi-bit configuration words for configuring a programmable logic device. One or more of bits of the multi-bit configuration words are identified as “Don't Care” configuration bits that do not affect the functionality of the programmable logic device. These “Don't Care” configuration bits may or may not be related to the specific configuration of the programmable logic device. A lossy compression operation is performed on the multi-bit configuration words thereby creating a compressed data set. The identified “Don't Care” configuration bits are used during the compression operation. For example, the compression operation may include (1) maintaining a compression buffer of previously compressed configuration words, and (2) comparing configuration words to be compressed with the configuration words in the compression buffer, wherein the “Don't Care” configuration bits are deemed to result in matches during the comparison.
REFERENCES:
patent: 3490690 (1970-01-01), Little et al.
patent: 5563592 (1996-10-01), Cliff et al.
patent: 5745734 (1998-04-01), Craft et al.
patent: 5872529 (1999-02-01), Mejia
patent: 5874907 (1999-02-01), Craft
patent: 6493862 (2002-12-01), Young et al.
patent: 6563437 (2003-05-01), Landry et al.
patent: 7043079 (2006-05-01), Malvar et al.
patent: 2005/0071566 (2005-03-01), Adl-Tabatabai et al.
patent: 2005/0160234 (2005-07-01), Newburn et al.
U.S. Appl. No. 10/175,710, filed Jun. 19, 2002, Khu.
U.S. Appl. No. 10/407,280, filed Apr. 3, 2003, Sundararajan et al.
Xilinx, Inc.; “Virtex Series Configuration Architecture User Guide,” XAPP151, Sep. 27, 2000, pp. 1-45, v1.5, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
K. Brandenburg et al.; “An introduction to MPEG Layer-3,” EBU Technical Review, Jun. 2000, pp. 1-15, available from EBU Technical Review, http:/ /www.ebu.ch/trev—283-popp.pdf.
Zhiyuan Li et al.; “Configuration Compression for Virtex FPGAs,” IEEE Symposium on FPGAs for Custom Computing Machines, Jun. 2001, pp 1-15, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Hoffman E. Eric
Liu Justin
Shin Christopher
Xilinx , Inc.
LandOfFree
Bitstream compression with don't care values does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bitstream compression with don't care values, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bitstream compression with don't care values will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3602957