Boots – shoes – and leggings
Patent
1989-05-30
1990-03-20
Harkcom, Gary V.
Boots, shoes, and leggings
364759, G06F 752
Patent
active
049107003
ABSTRACT:
A digital multiplier for multiplying together W-bit digit-serial multiplier and multiplicand signals includes a combinational array of multiplier cells arranged in N rows and W columns. A digit-serial-in/parallel-out register supplies respective bits of each successive multiplicand signal to the W columns of the array, the N rows of which receive respective bits of each successive digit of the multiplier signal. After each earlier digit of the multiplier is processed, the carry and sum bits are forwarded without column shift and with one column shift, respectively, from the final row to the first row of multiplier cells. This scrolls the operation of the W-column-by-N-row multiplier cell array, allowing it to be used M times for each word of the multiplier signal, one for each of the M digits in a W-bit word of the multiplier signal. The sum bits from the final column of multiplier cells provide the minor product output signal of the digital multiplier in digit-serial format, as each digit of the multiplier signal is processed. In processing the final digit of the multiplier, the carry and sum bits are shifted differentially by one bit place and are conveyed by shift registers to a digit-serial final adder, the full sum output of which supplies the major product output signal of the digital multiplier in digit-serial form. Supplying the minor and major product output signals in parallel permits pipelined operation of the apparatus.
REFERENCES:
patent: 3582634 (1971-06-01), Bartlett
patent: 3610907 (1969-01-01), Taylor
patent: 4799182 (1989-01-01), Marwood
J. P. Hayes, Computer Architecture and Organization, 2nd Ed., .COPYRGT.1988, 1978, McGraw Hill, Inc., pp. 246-248.
J. E. Robertson, "Two's Complement Multiplication in Binary Parallel Digital Computers", IRE Transactions on Electronic Computers, vol. EC-4, Sep. 1955, pp. 118-119.
Corbett Peter F.
Hartley Richard I.
Davis Jr. James C.
General Electric Company
Harkcom Gary V.
Limberg Allen L.
Mai Tan V.
LandOfFree
Bit-sliced digit-serial multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit-sliced digit-serial multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit-sliced digit-serial multiplier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-797372