Bit line configuration for semiconductor memory

Details Bit line configuration for semiconductor memory Bit line configuration for semiconductor memory

1991-11-04

1992-12-08

Hille, Rolf

Static information storage and retrieval

Read/write circuit

Differential sensing

257304, 257907, H01L 2348, H01L 2702, H01L 2710

Patent

active

051702436

ABSTRACT:
A new interdigitated folded bit line (IFBL) architecture for a future generation high density semiconductor memory design is disclosed. In the architecture, the basic cross-point memory cells are organized orthogonally in rows and columns to form an array matrix. The bit lines run in a row direction while the word lines run in a column direction. Transfer transistors are designed to be shared with the same drain junction and the same bit line contact in order to save area. A choice of at least two described embodiments are provided. In one embodiment, referred to as the offset bit line structure, the bit lines are constructed by using two layers of interconnection lines to connect the interdigitated cells associated to it. By connecting the bit line contacts and with two different interconnecting layers and in an alternating row order, the true and complement bit lines and will run parallel to both sides of the memory array. In another embodiment, referred to as the side wall bit line structure, the bit lines are constructed by using the conductive wall spacer rails to connect the interdigitated cells associated to it. By connecting the side wall bit line contacts with two sided-side wall spacer rails in an alternating row order, the true and complement bit lines will run parallel to both sides of the memory array.

REFERENCES:
patent: 4710789 (1987-12-01), Furutani et al.
patent: 4807017 (1989-02-01), Ema et al.
patent: 4833518 (1989-05-01), Matsuda et al.
patent: 4873560 (1989-10-01), Sunami et al.
patent: 4916521 (1990-04-01), Yoshikawa et al.
patent: 4922453 (1990-05-01), Hidaka
patent: 4937649 (1990-06-01), Shiba et al.
patent: 4941031 (1990-07-01), Kumagai et al.
patent: 4962476 (1990-10-01), Kawada
patent: 4977436 (1990-12-01), Tsuchiya et al.

Affiliated with

Also associated with

Rating

Bit line configuration for semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit line configuration for semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit line configuration for semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-963866