Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2001-08-30
2009-06-16
Ellis, Kevin L (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S154000
Reexamination Certificate
active
07549011
ABSTRACT:
Bit inversions occurring in memory systems and apparatus are provided. Data is acquired from a source destined for a target. As the data is acquired from the source, the set bits associated with data are tabulated. If the total number of set bits exceeds more than half of the total bits, then an inversion flag is set. When the data is transferred to the target, the bits are inverted during the transfer if the inversion flag is set.
REFERENCES:
patent: 5761700 (1998-06-01), Cozart et al.
patent: 5873112 (1999-02-01), Norman
patent: 5890005 (1999-03-01), Lindholm
patent: 5996043 (1999-11-01), Manning
patent: 6047352 (2000-04-01), Lakhani et al.
patent: 6292868 (2001-09-01), Norman
patent: 6321356 (2001-11-01), Snodgrass et al.
patent: 6370627 (2002-04-01), Manning
patent: 6490703 (2002-12-01), de la Iglesia et al.
patent: 6519675 (2003-02-01), Manning
patent: 6542569 (2003-04-01), Manning
patent: 6633951 (2003-10-01), Cohen
patent: 2001/0054141 (2001-12-01), Snodgrass et al.
patent: 2002/0131313 (2002-09-01), Morzano et al.
patent: 2002/0186608 (2002-12-01), Morzano et al.
patent: 2003/0028672 (2003-02-01), Goldstein
Bradley Matthew
Ellis Kevin L
Micro)n Technology, Inc.
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Bit inversion in memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit inversion in memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit inversion in memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4076170