Bit interleaved data serial interface

Details Bit interleaved data serial interface Bit interleaved data serial interface

2001-05-04

2004-08-03

Dang, Khanh (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

C710S305000, C375S354000

Reexamination Certificate

active

06772251

ABSTRACT:

FIELD OF THE INVENTION
Embodiments of the present invention relate to a communication interface between two devices. More specifically, the present invention pertains to a bi-directional serial interface which may interleave the data bits sent between a master device and a slave device.
BACKGROUND OF THE INVENTION
Electronic devices may communicate using bus architectures. There are serial and parallel bus architectures. The I
2
C bus is one conventional communication bus for electronic devices. In this bus, there are two wires connecting a plurality of devices. One wire is the clock bus, the other is the data bus. The data is sent in eight-bit bytes across the data bus. While the I
2
C bus offers advantages over its predecessors in simplicity of design, reduced pin count, and low noise distortion, it is still not optimized for some forms of data transfer. By using eight-bit bytes, the flow of data is characterized by a series of starts and stops as the receiving circuitry clears the bytes of data. Importantly, data is sent serially in groups of bytes over the bus. In other words, while a byte is being transferred over a wire, no other transfer can take place until the byte transfer is complete.
Another conventional serial communication interface is the serial peripheral interface (SPI). The SPI has two data lines, one going out from the master into the slave, and one going out from the slave into the master, as well as a clock line and a chip select wire. This communication interface offers the advantage of enabling two-way communications. Its disadvantage is that the circuit is complicated by the greater number of wires needed.
It would be advantageous, then, to provide a system which combines the advantages of a simple architecture with the ability to conduct two-way simultaneous communications. The present invention provides a solution to meet the above needs.
SUMMARY OF THE INVENTION
Accordingly, the present invention allows for simultaneous bi-directional communication between two devices while providing a single data line interface architecture. By bit interleaving the data from the two devices over this single data line, data can be shifted into the registers while commands are being shifted out over a common data line. In situations where the commands to the slave are primarily read operations, there are far fewer starts and stops in the data flow. These and other objects and advantages of the present invention and others not specifically recited above will be described in more detail herein.
Embodiments of the invention are directed to a shared wire serial interface between two devices that share a system clock and a single bi-directional serial data line. The system clock drives both the system and the interface, and is provided over a single clock wire. One device operates as a master, the other as a slave. Since the master and slave share the same clock, clock drift will be zero. Although the start of a data transfer is asynchronous with regard to the system clock, the data transfer itself may be synchronous. In one embodiment, the bit transfer rate is a multiple of the system clock speed e.g., ⅛
th
, and is generated by a state machine, however, any multiple may be used. The state machine also signals the output enablers which interleave the data bits on the serial data line. The flow of data on a single data line of the interface is bi-directional in that data from the master may be bit interleaved with data from the slave. Due to the bit interleaving of data between master and slave, the master can simultaneously shift a command out of its register while shifting in a reply from a previous command. A one bit tri-state period separates each data bit.
More specifically, the present invention provides a system for performing bit interleaved communication between two devices. The devices have an interface of a single bi-directional serial data line and a single system clock line Output enablers on both devices interleave the data bits in conjunction with a common system clock. A clock divider on each device regulates the transfer and reception of bit data between shift registers, which transfer data bytes to and from a memory area. In the present embodiment, the clock divider regulates this transfer at a multiple of the system clock frequency e.g., ⅛
th
of the system clock. Each of the interleaved bits is followed by a tri-state period which is one bit time in duration.


REFERENCES:
patent: 4689740 (1987-08-01), Moelands
patent: 4847867 (1989-07-01), Nasu et al.
patent: 4964141 (1990-10-01), Matsushima et al.
patent: 5048061 (1991-09-01), Hubert
patent: 5559502 (1996-09-01), Schutte
patent: 5689196 (1997-11-01), Schutte
patent: 6047021 (2000-04-01), Grimes et al.
patent: WO 96/17305 (1996-06-01), None
patent: WO 98/34376 (1998-08-01), None
patent: WO 99/09712 (1999-02-01), None

Affiliated with

Also associated with

Rating

Bit interleaved data serial interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit interleaved data serial interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit interleaved data serial interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3362116