Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-11-06
2007-11-06
Chase, Shelly (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S786000
Reexamination Certificate
active
10913076
ABSTRACT:
A bit error position is estimated. The estimation method includes generating data indicative of a substantial number of bit error locations in data frames. The generation of the data includes re-encoding decoded bit stream, mapping the bit stream to a first set of symbols, and determining a soft decision distance between a second set of symbols received through a data transmission channel and the first set of symbols. The generated data is then used to estimate the bit error locations. The estimation process includes capturing metric data for each bit in the data frame and obtaining derivative of the metric data. The derivative may be filtered for further processing. Error position estimation criteria may then be applied to estimate the bit error positions.
REFERENCES:
patent: 6012158 (2000-01-01), Kurita et al.
patent: 6366624 (2002-04-01), Balachandran et al.
Chan Joseph C.
Dorney Robert L.
Blakely , Sokoloff, Taylor & Zafman LLP
Chase Shelly
Sony Electronics Inc.
LandOfFree
Bit error position estimation in data decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit error position estimation in data decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit error position estimation in data decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3827080