Static information storage and retrieval – Systems using particular element – Semiconductive
Patent
1994-02-04
1995-05-02
Nguyen, Viet Q.
Static information storage and retrieval
Systems using particular element
Semiconductive
365180, 257107, 257106, 257105, H01L 2974, H01L 2980
Patent
active
054125987
ABSTRACT:
A new static memory cell based on the bistable operation of a three-terminal four layer semiconductor device working in the forward blocking state is disclosed. The power consumption of the memory cell is low. The switching speed of the memory cell is in the nanosecond range. The memory cell may be integrated into VLSI processes and is of a size suitable for VLSI applications. The memory cell comprises a semiconductor device which comprises: an n-type semiconductor cathode region; a p-type semiconductor gate region; a third semiconductor region adjacent the gate region; a fourth region adjacent the third semiconductor region; and a hole-injecting boundary between the third semiconductor region and the fourth region. The semiconductor device is preferably a p-n-p-n device. The gate current-voltage characteristics of the device comprise a negative resistance region. The device is designed to operate in a forward blocking low current state. The memory cell further comprises a gate load element and a power supply for biasing the device. When the device is properly biased and is connected to a suitable gate load element it can operate in one of two bistable states characterized by different gate-cathode voltages. The state of the device can be switched by applying suitable pulses to the gate.
REFERENCES:
patent: 5132767 (1992-07-01), Ogura et al.
Yang; "On The Variation Of Small-Signal Alphas Of A p-n-p-n Device With Current"; 22 Aug., 1966; pp. 641-648.
Voulgaris; "Linear Operation of a p-n-p-n Tetrode"; 5 May, 1969; pp. 468-478, vol. ED-16.
Voulgaris; "Linear Applications of a p-n-p-n Tetrode"; 4 Aug., 1970; pp. 146-150 vol. Sc-5.
Elmasry; "SDW MOSFET Static Memory Cell"; 2 Apr., 1981; pp. 80-85; vol. Sc-16.
Wu; "Correspondence"; 2 Apr., 1983; pp. 222-224; vol. Sc-18 No. 2.
Anderson; "Metal-Semiconductor contacts on hydrogenated amorphous silicon films"; 11 Apr., 1986; pp. 317-329; vol. 54, No. 4.
Roulston; "Efficient Modeling of Thyristor Static Characteristics from Device Fabrication Data"; 2 Feb., 1979; pp. 143-147; vol. Ed-26, No. 2.
Coleman; "Current Transport in Metal-Semiconductor-Metal (MSM) Structures"; 1 Apr., 1979; pp. 1209-1218; vol. 14.
Gerhard Weil; "Integrated Pacemakers"; pp. 67-73; vol. Sc-5, No. 2.
Reisch; "On Bistable Behavior and Open-Base Breakdown of Bipolar Transistors in the Avalanche Regime Modeling and Applications"; pp. 1398-1409; 6 Jun., 1992; vol. 39, No. 6.
Sakui; "New Static Memory Cell Based on the Reverse Base Current Effect of Bipolar Transistors"; pp. 1215-1217; vol. 36, No. 6.
"Theory of p-n-p-n Operation" pp. 82-87.
Nguyen Viet Q.
The University of British Columbia
LandOfFree
Bistable four layer device, memory cell, and method for storing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bistable four layer device, memory cell, and method for storing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bistable four layer device, memory cell, and method for storing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1142915