Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1995-05-23
1996-12-24
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257350, 257565, 437 31, H01L 2976, H01L 21265
Patent
active
055875998
ABSTRACT:
Bipolar transistor, potentially with monolithically integrated MOSFETs, in the body silicon layer having a thickness of approximately 0.6 .mu.m in a SOI substrate, have a collector region and a base region that are produced by implantation. An oxide layer provided for the gate oxide of the MOSFETs is applied surface-wide and is partially removed in the region of the bipolar transistor, a polysilicon layer (5) also employed for the gate electrodes of the MOSFETs is applied and structured. Implantation for highly doped termination regions (5, 10, 12) for emitter, base and collector ensue with masks (13). An emitter region (8) is driven out of the highly doped polysilicon layer as terminal region for the emitter in a temperature step. The doping degree of the collector region, as lowest doped region, can be selected so light that the collector region is completely depleted. The function corresponds to a vertical bipolar transistor with a lateral collector space-charged zone.
REFERENCES:
patent: 3943555 (1976-03-01), Mueller et al.
patent: 4868624 (1989-09-01), Grung et al.
patent: 5087580 (1992-02-01), Eklund
patent: 5289027 (1994-02-01), Terrill et al.
patent: 5430317 (1995-07-01), Onai et al.
Proceedings of 1994 IEEE International Electron Devices Meeting, San Francisco, CA, Dec. 11-14, 1994, "Modelling and Simulation of High Speed, High Voltage Bipolar SOI Transistor With Fully Depleted Collector", T. Arnborg, pp. 743-746.
Proceedings of ISPSD 1994 International Symposium on Power Semiconductor Devices and IC's, Davos, Switzerland, 31 May-2 Jun. 1994, "Compact Very High Voltage CMOS Compatible Bipolar", A. Litwin et al, pp. 113-115.
IEDM publication 1992, S. Parke et al., "A Versatile, SOI BiCMOS Technology with Complementary Lateral BJT's", pp. 453-456.
Electron Devices Society of IEEE, Dec. 5-8, 1993, R. Dekker et al., "An Ultra Low Power Lateral Bipolar Polysilicon Emitter Technology on SOI", pp. 75-78.
IEEE Electron Device Letters, vol. EDL 6, No. 8, Aug. 1985, J. C. Sturm et al., "Vertical Bipolar Transistors in Laser-Recrystallized Polysilicon", pp. 400-402.
IEEE Electron Device Letters, vol. EDL 5, No. 11, Nov. 1984, B. Y. Tsaur et al., "Merged CMOS/Bipolar Technologies Utilizing Zone-Melting-Recrystallized SOI Films", pp. 461-463.
Japanese Journal of Applied Physics, vol. 30, No. 12B, Dec. 1991, T. Sugii et al., "A New SOI-Lateral Bipolar Transistor for High-Speed Operation", pp. L2080-L2082.
IEEE Transactions on Electron Devices, vol. 40, No. 12, Dec. 1993, "A Self-Aligned Lateral Bipolar Transistor Realized on SIMOX-Material", pp. 2359-2360.
Felde Andreas Vom
Mahnkopf Reinhard
Prenty Mark V.
Siemens Aktiengesellschaft
LandOfFree
Bipolar transistor and manufacturing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bipolar transistor and manufacturing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar transistor and manufacturing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1180458