Static information storage and retrieval – Systems using particular element – Flip-flop
Patent
1986-08-29
1988-12-20
Hecker, Stuart N.
Static information storage and retrieval
Systems using particular element
Flip-flop
365155, 365189, 307317A, G11C 700, G11C 1140
Patent
active
047929235
ABSTRACT:
A semiconductor memory device having a plurality of word line pairs and drain lines, a plurality of bit line pairs, and a plurality of memory cells connected to both of the word line pairs and the bit line pairs at the cross points thereof, comprising: a first and a second word line provided as the word line pair, a memory cell including a first and a second multi-emitter transistor whose commonly connected emitters are connected to the drain line, first and second resistors where one of their ends are connected between the collectors of the first and second multi-emitter transistors respectively, and where their other ends are both connected to the first word line and the bases of the second and first multi-emitter transistors are connected to the other's collectors, respectively, and first and second diodes such as Schottky barrier diodes are connected between the collectors of the first and second multi-emitter transistors and the second word line, respectively. A current which is provided for each row which consists of an input transistor which receives an address input signal at its base input and a reference transistor which receives a predetermined voltage at its base input with the emitters thereof being commonly connected with each other. Third and fourth resistors are serially connected between the collector of the input transistor and a power supply voltage. A first word line driving transistor for driving the first word line whose base is connected between the third resistor and the fourth resistor and whose emitter is connected to the first word line. A second word line driving transistor for driving the second word line whose base is connected between the collector of the input transistor and the fourth resistor and whose emitter is connected to the second word line. The collectors of the first and the second word line driving transistor are connected to the voltage power supply.
REFERENCES:
patent: 4125877 (1978-11-01), Reinert
patent: 4598390 (1986-07-01), Chan
patent: 4627034 (1986-12-01), Herndon
patent: 4654824 (1987-03-01), Thomas et al.
"A 15ns 16Kb ECL RAM with a PNP Load Cell", by K. Toyoda et al, IEEE International Solid-State Circuits Conference, 2/24/83, pp. 108-109.
"A 15ns 64K Bipolar SRAM", by R. Heald et al, 1985 IEEE International Solid-State Circuits Conference, 2/13/85, pp. 50-51 and 304.
"A 4.5ns Access Time 1K.times.4 Bit ECL RAM", J. Nokubo et al, IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983, NEC, pp. 515-519.
Anami Kenji
Nakase Yasunobu
Bowler Alyssa H.
Hecker Stuart N.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Bipolar semiconductor memory device with double word lines struc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bipolar semiconductor memory device with double word lines struc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar semiconductor memory device with double word lines struc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1913235