Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1988-02-11
1989-08-01
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
365155, 365190, G11C 700
Patent
active
048538981
ABSTRACT:
A bipolar RAM having improved read and write cycle times. During a write operation, the state of a selected memory cell is sensed by read/write current controller circuits. A high write current is selected if the data to be written requires a shift of the memory state of the memory cell, and a low write current is selected if the data to be written corresponds to the present memory state of the memory cell. This improves the write cycle time by reducing saturation of the memory cell. If a long write signal is impressed on the RAM, the read/write current controller circuit terminates the high level write current after the memory cell has shifted its memory state. When a memory cell is being selected for a read or write operation, the write current select circuit discharges the bit line attached to the low voltage side of the selected memory cell, improving the read cycle time.
REFERENCES:
patent: 4314359 (1982-02-01), Kato et al.
patent: 4742488 (1988-05-01), Wong
Hashemi A. David
Reinschmidt Robert M.
Digital Equipment Corporation
Popek Joseph A.
LandOfFree
Bipolar ram having state dependent write current does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bipolar ram having state dependent write current, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar ram having state dependent write current will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-137135