Static information storage and retrieval – Read/write circuit – Signals
Patent
1980-06-09
1982-06-29
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Signals
365233, G11C 700
Patent
active
043375235
ABSTRACT:
A bipolar memory circuit is provided with a delay circuit which receives a write enabling signal, a gate circuit which detects the coincidence between an input signal and an output signal of the delay circuit, and a circuit which is started by an output signal of the gate circuit and which provides a pulse signal of a fixed time. The operation of a write driver circuit in the bipolar memory circuit is controlled by the pulse signal. Noise interfering in the write enabling signal are neglected by the use of the delay circuit and the gate circuit. The pulse width of the write enabling signal is permitted to be made smaller than the pulse width of the pulse signal required by the write driver circuit.
REFERENCES:
patent: 3325790 (1967-06-01), Gloates et al.
patent: 3866061 (1975-02-01), Wen et al.
patent: 4165540 (1979-08-01), Vinot
Riley, Special Report: Semiconductor Memories are taking over Data-Storage Applications, Electronics, 8/2/73, vol. 46, #76, pp. 75-87.
Munchrath, Integrierte Halbleiterspeicher, Elektronik, 1973, Heft 5, Bd. 22, pp. 169-174.
Hotta Atsuo
Isobe Teruo
Kato Yukio
Hecker Stuart N.
Hitachi , Ltd.
LandOfFree
Bipolar memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bipolar memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar memory circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2166802