Static information storage and retrieval – Read/write circuit – For complementary information
Patent
1991-01-11
1993-10-26
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
For complementary information
365177, 36518906, G11C 1140
Patent
active
052572277
ABSTRACT:
A circuit for accessing a column of memory cells in an array of memory cells includes a pair of drivers for activating bit lines for writing data into a selected cell in the column of cells. Each driver includes a bipolar transistor operated with current and voltage applied to a base terminal thereof by a pair of field-effect transistors (FETs) wherein one of the transistors effectively shorts the base terminal to an emitter terminal for elimination of current flow during a state of nonconduction, this FET being overridden by a second FET which applies base current during a state of conduction during writing of the cell. The second FET in each driver is activated by a column address signal applied to a drain terminal thereof, and by a data input signal applied to a gate terminal of the FET to provide for writing during concurrence of the two signals. In the presence of only the column access signal, two sense transistors in branches of a cascode circuit are rendered operative by the column access signal for reading a selected signal. In the absence of both the column access and the data input signals, a restore circuit equalizes voltages of the bit lines, and sets the voltages at a level established by the threshold of an FET having its gate terminal shorted to its drain terminal.
REFERENCES:
patent: 4616342 (1986-10-01), Miyamoto
patent: 4665505 (1987-05-01), Miyakawa et al.
patent: 4730279 (1988-03-01), Obtani
patent: 4821237 (1989-04-01), Iwahashi
patent: 4825413 (1989-04-01), Tran
patent: 4829479 (1989-05-01), Mitsumoto et al.
patent: 4839862 (1989-06-01), Shiba et al.
patent: 4862421 (1989-08-01), Tran
patent: 4866674 (1989-09-01), Tran
patent: 4961168 (1990-10-01), Tran
patent: 4984196 (1991-01-01), Tran et al.
patent: 5058067 (1991-10-01), Kertis
patent: 5079744 (1992-01-01), Tobita et al.
patent: 5091879 (1992-02-01), Tran
patent: 5117391 (1992-05-01), Hwang et al.
Klimanis Vilnis
Montegari Frank A.
International Business Machines Corp.
LaRoche Eugene R.
Yoo Do Hyun
LandOfFree
Bipolar FET read-write circuit for memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bipolar FET read-write circuit for memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bipolar FET read-write circuit for memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-964471