Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1996-06-11
1999-01-12
Swann, Tod R.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711 2, G06F 1202
Patent
active
058601392
ABSTRACT:
A BIOS address decoder for addressing an extended BIOS memory for storing additional microprograms in a computer system. A system component is connected from the bus for receiving program instruction addresses in a first address range and providing corresponding BIOS memory addresses in a corresponding first BIOS address range. The BIOS address decoder includes the system component to receive a first subset of bus address bits representing bus addresses in the first instruction address range and responsive to the first subset of bus address bits to generate corresponding BIOS addresses in the first BIOS address range and a BIOS address indication indicating that the first subset of bus address bits indicates a bus address in the first instruction address range. An extended BIOS decoder is connected from the bus to receive a second subset of bus address bits representing bus addresses including an extended instruction address range and from the system component to receive the BIOS address indication output and is responsive to the second subset of bus address bit and the BIOS address indication for generating an extended BIOS memory enable output having a first state when the second subset of bus address bits does not represent a bus address including the extended instruction address range and a second state when the second subset of bus address bits represent a bus address including the extended instruction address range.
REFERENCES:
patent: 4831522 (1989-05-01), Henderson et al.
patent: 5136713 (1992-08-01), Bealkowski et al.
patent: 5187792 (1993-02-01), Dayan et al.
patent: 5329631 (1994-07-01), Ishibashi et al.
patent: 5371876 (1994-12-01), Ewertz et al.
patent: 5479639 (1995-12-01), Ewertz et al.
patent: 5481754 (1996-01-01), Piazza
patent: 5577221 (1996-11-01), Liu et al.
patent: 5606680 (1997-02-01), Parvereshi et al.
patent: 5689726 (1997-11-01), Lin
Clapp, Esq. Gary D.
Data General Corporation
Swann Tod R.
Verbrugge Kevin
LandOfFree
BIOS memory address decoder for providing an extended BIOS memor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with BIOS memory address decoder for providing an extended BIOS memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BIOS memory address decoder for providing an extended BIOS memor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525393