Bios-level incident response system and method

Details Bios-level incident response system and method Bios-level incident response system and method

2004-06-30

2008-03-04

Trujillo, James K. (Department: 2116)

Electrical computers and digital processing systems: support

Digital data processing system initialization or configuration

Loading initialization program

C713S001000, C713S100000

Reexamination Certificate

active

07340594

ABSTRACT:
A system, apparatus, and method for depicting and responding to systematic problems and/or incidents in computing devices at a Basic Input/Output System level are described herein.

REFERENCES:
patent: 5748877 (1998-05-01), Dollahite et al.
patent: 5862308 (1999-01-01), Andress et al.
patent: 5884073 (1999-03-01), Dent
patent: 6622192 (2003-09-01), Chou et al.
patent: 6651165 (2003-11-01), Johnson
patent: 6931522 (2005-08-01), Raghavan et al.
patent: 2003/0070115 (2003-04-01), Nguyen et al.
patent: 2003/0212936 (2003-11-01), Neuman et al.
patent: 2004/0064761 (2004-04-01), Harrington et al.
patent: 2005/0132360 (2005-06-01), Chu et al.
patent: 2005/0160217 (2005-07-01), Gonzalez et al.

Affiliated with

Also associated with

Rating

Bios-level incident response system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bios-level incident response system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bios-level incident response system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3961021