Pulse or digital communications – Receivers
Reexamination Certificate
2005-07-12
2009-08-11
Payne, David C (Department: 2611)
Pulse or digital communications
Receivers
C375S242000, C375S240030
Reexamination Certificate
active
07573951
ABSTRACT:
Binary arithmetic decoding methods and apparatus are provided. A first decoded bit and a first set of decoding parameters are generated using a previously generated set of decoding parameters. A second decoded bit and a second set of decoding parameters are generated using the first set of decoding parameters. If the first decoded bit is a last bit of a syntax element, the second set of decoding parameters is disregarded in generating subsequent decoded bits. The generation of the first and second decoded bits and determination of whether the first decoded bit is a last bit of a syntax element, e.g., a de-binarizing operation, may be pipelined such that the determination of whether the first decoded bit is a last bit of a syntax element occurs concurrent with and/or after generation of the second decoded bit and the second set of decoding parameters.
REFERENCES:
patent: 4295125 (1981-10-01), Langdon, Jr.
patent: 4899143 (1990-02-01), Gopinath et al.
patent: 5612829 (1997-03-01), Takai et al.
patent: 5892466 (1999-04-01), Walker
patent: 7336711 (2008-02-01), Kobayashi et al.
patent: 2002/0175839 (2002-11-01), Frey
patent: 2004/0056787 (2004-03-01), Bossen
patent: 2001-136524 (2001-05-01), None
patent: 2002-033925 (2002-01-01), None
patent: 2003-319391 (2003-11-01), None
patent: 10-2003-7015954 (2004-04-01), None
Marpe et al, “Context-Based Adaptive Binary Arithmetic Coding in the H.264/AVC Video Compression Standard,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, No. 7, Jul. 2003, pp. 620-663.
Marpe et al, “Context-Based Adaptive Binary Arithmetic Coding in the H.264/AVC Video Compression Standard,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, No. 7, Jul. 2003, pp. 620-663.
Marpe et al., “Context-Based Adaptive Binary Arithmetic Coding in the H.264/AVC Video Compression Standard,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, No. 7, Jul. 2003, pp. 620-636.
Tarui et al., “High-Speed Implementation of JBIG Arithmetic Coder,” TENCON 99. Proceedings of the IEEE Region 10 Conference Cheju Island, South Korea, Sep. 15-17, 1999, vol. 2, pp. 1291-1294.
Osorio et al., “New Arithmetic Coder/Decoder Architectures Based on Pipelining,” Application-Specific Systems, Architectures and Processors, IEEE International Conference on Zurich, Switzerland, Jul. 14-16, 1997, pp. 106-115.
Pennebaker et al., “An overview of the basic principles of the Q-Coder adaptive binary arithmetic coder,” IBM J. Res. Develop., vol. 32, No. 6, Nov. 1988, pp. 717-726.
Langdon, Jr., “An Introduction to Arithmetic Coding,” IBM J. Res. Develop., vol. 28, No. 2, Mar. 1984, pp. 135-149.
Myers Bigel Sibley & Sajovec P.A.
Payne David C
Samsung Electronics Co,. Ltd.
Stevens Brian J
LandOfFree
Binary arithmetic decoding apparatus and methods using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Binary arithmetic decoding apparatus and methods using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Binary arithmetic decoding apparatus and methods using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4063145