Bilayer silicon carbide based barrier

Details Bilayer silicon carbide based barrier Bilayer silicon carbide based barrier

2001-12-05

2003-12-30

Nelms, David (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

C438S624000, C438S627000, C438S637000, C438S638000, C438S687000

Reexamination Certificate

active

06670715

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an integrated circuit, and more particularly, to a bilayer silicon carbide (SiC) barrier for interconnect metallization applications.
2. Description of the Prior Art
As a demand for faster device speeds continues to increase, fabrication and design engineers have been implementing lower dielectric constant materials. Typically, the speed of an interconnect structure is characterized in terms of RC (resistance/capacitance) delays. The lower dielectric constant materials help in reducing inter-metal capacitance, and therefore, reduce RC delays and improve device speeds.
Dual damascene processes are world widely used interconnect metallization techniques applying in high-speed logic devices of design rules below 0.25 micrometers. In dual-damascene applications, interconnect metallization lines are formed in trenches of dielectric layers and are formed of copper (Cu). In addition to the interconnect metallization lines, the dual-damascene structures further comprises via plugs to electrically connect the metallization lines with other conductive layers. As known to those skilled in the art, the conventional dual damascene techniques include: (1) a via-first process, (2) a self-aligned process, and (3) a trench-first process.
No matter which fabrication process of the above-mentioned dual damascene techniques is chosen, a barrier layer is finally deposited on the metal layer filling in the trench. The barrier layer is used to prevent outward migration of metals and prevent oxidation of metals. Normally, silicon nitride is used to form the barrier layer. However, silicon nitride has a great dielectric constant (>6.5) and thus reduces operating speeds of the interconnect metallization lines. In order to improve the operating speeds of the interconnection metallization lines, Furumura et al. (U.S. Pat. No. 5,103,285) use silicon carbide (SiC) to form a barrier layer between a silicon substrate and a metal wire, the SiC barrier layer having a low dielectric constant of about 4-5. Mark et al. (U.S. Pat. No. 5,818,071) use amorphous SiC (a-SiC) to form a barrier layer between a metal wire and a dielectric layer, preventing diffusion of metal atoms from the metal wire to the dielectric layer.
The SiC barrier layer has a lower dielectric constant compared to the conventional silicon nitride barrier layer, however, the SiC barrier layer still has some disadvantages, such as (1) low breakdown voltages, (2) high leakage currents, and (3) unstable film properties. Therefore, using low dielectric constant materials to form a barrier layer and simultaneously prevent the above-mentioned problems has become an important issue.
SUMMARY OF THE INVENTION
It is therefore an objective of the present invention to provide an interconnect metallization line with high performance and high reliability.
It is another objective of the present invention to provide a bilayer SiC-based barrier layer to prevent the above-mentioned problems.
An integrated circuit of the present invention substantially includes at least one metallic wiring layer damascened on a first dielectric layer, a bilayer SiC-based barrier deposited over the metallic wiring layer and the first dielectric layer, and a second dielectric layer formed over the bilayer SiC-based barrier.
The bilayer SiC-based barrier has a nitrogen-doped SiC bottom layer and an oxygen-doped SiC top layer formed by an in-situ deposition over the nitrogen-doped SiC bottom layer. The nitrogen-doped SiC bottom layer has a minimum thickness to prevent metal atoms of the metallic wiring layer from diffusing to the second dielectric layer and, at the same time, avoid oxygen atoms of the oxygen-doped SiC top layer from diffusing into the metallic wiring layer.
These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the multiple figures and drawings.


REFERENCES:
patent: 6503835 (2003-01-01), Lee
patent: 1186685 (2001-08-01), None

Affiliated with

Also associated with

Rating

Bilayer silicon carbide based barrier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bilayer silicon carbide based barrier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bilayer silicon carbide based barrier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3176362