Bidirectional port with clock channel used for synchronization

Details Bidirectional port with clock channel used for synchronization Bidirectional port with clock channel used for synchronization

2003-10-21

2004-10-12

Chang, Daniel (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S030000

Reexamination Certificate

active

06803790

ABSTRACT:

FIELD
The present invention relates generally to digital data ports, and more specifically to bidirectional digital data ports.
BACKGROUND OF THE INVENTION
Integrated circuits typically communicate with other integrated circuits on wires that are part of a “bus.” A typical bus includes many wires, or circuit board traces, connecting multiple integrated circuits. Some buses are “unidirectional,” because signals only travel in one direction on each wire of the bus. Other buses are “bidirectional,” because signals travel in more than one direction on each wire of the bus. In the past, most bidirectional buses were not “simultaneously bidirectional,” because multiple signals did not travel on the same wire in opposite directions at the same time; instead, the bus was shared over time, and different signals traveled in different directions at different points in time. Some newer buses are “simultaneous bidirectional” buses. Simultaneous bidirectional buses allow data to travel in two directions on a single wire at the same time.
Before reliable communications can take place on a bus, the integrated circuits need to be ready to communicate, or be “synchronized,” and each circuit on the bus should have information regarding the readiness of other circuits on the bus. Some circuits may need to be initialized, while others may need to become stabilized. In some bus applications, it can take an indeterminate amount of time for circuits to become ready to reliably communicate. It can be important to not drive data onto a bus until the intended receiver is ready to receive the data, especially in simultaneous bidirectional bus applications, where data is being driven in both directions at once.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a method and apparatus to provide a synchronization mechanism for simultaneous bidirectional data buses.


REFERENCES:
patent: 4280221 (1981-07-01), Chun et al.
patent: 4477896 (1984-10-01), Aker
patent: 4573168 (1986-02-01), Henze et al.
patent: 4624006 (1986-11-01), Rempfer et al.
patent: 4967140 (1990-10-01), Groeneveld et al.
patent: 5128962 (1992-07-01), Kerslake et al.
patent: 5134311 (1992-07-01), Biber et al.
patent: 5164960 (1992-11-01), Wincn et al.
patent: 5179577 (1993-01-01), Ilyadis
patent: 5216667 (1993-06-01), Chu et al.
patent: 5218239 (1993-06-01), Boomer
patent: 5253249 (1993-10-01), Fitzgerald et al.
patent: 5325355 (1994-06-01), Oprescu et al.
patent: 5347177 (1994-09-01), Lipp
patent: 5457406 (1995-10-01), Takada et al.
patent: 5481207 (1996-01-01), Crafts
patent: 5490171 (1996-02-01), Epley et al.
patent: 5530377 (1996-06-01), Walls
patent: 5541535 (1996-07-01), Cao et al.
patent: 5578939 (1996-11-01), Beers et al.
patent: 5579336 (1996-11-01), Fitzgerald et al.
patent: 5604450 (1997-02-01), Borkar et al.
patent: 5604464 (1997-02-01), Hwang et al.
patent: 5621335 (1997-04-01), Andresen
patent: 5648734 (1997-07-01), Tanabe et al.
patent: 5663661 (1997-09-01), Dillon et al.
patent: 5675811 (1997-10-01), Broedner et al.
patent: 5703519 (1997-12-01), Crook et al.
patent: 5778204 (1998-07-01), Van Brunt et al.
patent: 5783936 (1998-07-01), Girard et al.
patent: 5787298 (1998-07-01), Broedner et al.
patent: 5793248 (1998-08-01), Lee et al.
patent: 5818884 (1998-10-01), Reymond
patent: 5841827 (1998-11-01), Chevallier
patent: 5874837 (1999-02-01), Manohar et al.
patent: 5977796 (1999-11-01), Gabara
patent: 6037811 (2000-03-01), Ozguc
patent: 6040714 (2000-03-01), Klein
patent: 6087847 (2000-07-01), Mooney et al.
patent: 6087853 (2000-07-01), Huber et al.
patent: 6107856 (2000-08-01), Bitting
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6121764 (2000-09-01), Stockstad
patent: 6133749 (2000-10-01), Hansen et al.
patent: 6150806 (2000-11-01), Canard et al.
patent: 6157206 (2000-12-01), Taylor et al.
patent: 6188237 (2001-02-01), Suzuki et al.
patent: 6226331 (2001-05-01), Gambuzza
patent: 6256234 (2001-07-01), Keeth et al.
patent: 6329843 (2001-12-01), Hirata et al.
patent: 6366867 (2002-04-01), Sine et al.
patent: 6529037 (2003-03-01), Haycock et al.
patent: 1014615 (2000-06-01), None
Comer, D. T., et al., “A CMOS Voltage to Current Converter For Low Voltage Applications”,This information is directly fron Donald T. Comer's web site. http://www.ee.byu.edu/faculty/comerdt/publications.html, (Feb. 11, 1997) 13 p.
Farjad-Rad, R., et al., “A 0.4-um CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter”,IEEE Journal of Solid-State Circuits, 34 (5), (May 1999),pp. 580-585.
Filanovsky, I. M., “Voltage Reference Using Mutual Compensation of Mobility and Threshold Voltage Temperature Effects”,ISCAS 200- IEEE International Symposium on Circuits and Systems, (May 2000),pp. V197-V200.
Haycock, Matthew, et al., “A 2.5Gb/s Bidirectional Signaling Technology”,Hot Interconnects Symposium V. (Aug. 1997),pp. 1-8.
Lee, Seung-Hoon, A Temperature and Supply-Voltage Insensitive CMOS.
Current Reference,IEICE Trans. Electron, vol. E82-C, (Aug. 1999),pp. 1562-1566.

Affiliated with

Also associated with

Rating

Bidirectional port with clock channel used for synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bidirectional port with clock channel used for synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bidirectional port with clock channel used for synchronization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3295171