BICMOS output buffer noise reduction circuit

Details BICMOS output buffer noise reduction circuit BICMOS output buffer noise reduction circuit

1991-12-06

1993-08-03

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307446, H03K 19003, H03K 1902

Patent

active

052332373

ABSTRACT:
A BICMOS output buffer circuit delivers output signals of high and low potential levels at an output (V.sub.OUT) in response to data signals at an input (V.sub.IN). A CMOS output pulldown driver transistor (Q60) sources base drive current to a relatively large current conducting bipolar primary output pulldown transistor (Q44). A relatively small current conducting CMOS secondary output pulldown transistor (Q60A) is coupled with primary current path in parallel with the primary current path of the bipolar primary output pulldown transistor (Q44) between the output (V.sub.OUT) and low potential power rail (GNDN). The control gate node of CMOS secondary output pulldown transistor (Q60A) is coupled to the control gate node of the CMOS output pulldown driver transistor (Q60) to initiate pulldown of a small sinking current before turn on of the bipolar primary output pulldown transistor (Q44) to reduce the maximum peak output noise (V.sub.OLP). A feed forward circuit capacitance is coupled between the control gate node of the CMOS output pulldown driver transistor (Q60) and base node of the bipolar output pulldown transistor (Q 44). The capacitance value is selected to pass a transient capacitive current sufficient for early turn on of the bipolar output pulldown transistor before the CMOS output pulldown driver transistor delivers sustained conduction current to reduce the maximum "valley" output noise (V.sub.OLV).

REFERENCES:
patent: 4845386 (1989-07-01), Ueno
patent: 4902914 (1990-02-01), Masuoka
patent: 4961010 (1990-10-01), Davis
patent: 4972104 (1990-11-01), Estrada
patent: 5036222 (1991-07-01), Davis
patent: 5081374 (1992-01-01), Davis
patent: 5101123 (1992-03-01), Ten Eyck

Affiliated with

Also associated with

Rating

BICMOS output buffer noise reduction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with BICMOS output buffer noise reduction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BICMOS output buffer noise reduction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2273242