Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent
1994-09-19
1996-03-05
Westin, Edward P.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
326 26, 326 84, H03K 19003
Patent
active
054971063
ABSTRACT:
A BICMOS output buffer circuit (20) has a voltage converter (21), a reference voltage circuit (28), a driver circuit (24), and a clamping circuit (40). The reference voltage circuit (28) receives a regulated voltage and provides a reference voltage having a low voltage level and a high voltage level. The low voltage level and the high voltage level control the logic high voltage of an output data signal. During a transition from a logic low voltage to a logic high voltage of the output data signal, the output data signal is allowed to overshoot the low voltage level. After the transition is complete, the output data signal settles at the high voltage level. This limits the amount of overshoot of the output data signal. The clamping circuit (40) dampens the oscillations of the output signal.
REFERENCES:
patent: 4847522 (1989-07-01), Fuller et al.
patent: 5184033 (1993-02-01), Chiao et al.
patent: 5287308 (1994-02-01), Oh
Bormann Alan R.
Feng Taisheng
Raatz Donovan
Driscoll Benjamin D.
Hill Daniel D.
Motorola Inc.
Westin Edward P.
LandOfFree
BICMOS output buffer circuit having overshoot protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with BICMOS output buffer circuit having overshoot protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BICMOS output buffer circuit having overshoot protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1415234