BiCMOS logic circuit

Details BiCMOS logic circuit BiCMOS logic circuit

1993-07-23

1994-11-15

Westin, Edward P.

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Bipolar and fet

327433, H03K 1908

Patent

active

053651243

ABSTRACT:
An input terminal IN is connected to the input of a CMOS inverter, and also to the gate of an N-channel MOS transistor N10. The output of the CMOS inverter is coupled to the base of an NPN transistor Q11 used for pulling up the output terminal OUT. The drain of the transistor N10 is connected to the input of a CMOS inverter. The output of the inverter is connected to the base of an NPN transistor Q12 used for pulling down the output terminal OUT. The emitter of the transistor Q11 and the collector of the transistor Q12 are connected to an output terminal OUT, which is coupled to the gate of a P-channel MOS transistor P12 and the gate of an N-channel MOS transistor N3. The drain of the transistor P12 is connected to the drain of the transistor N10. The drain of the transistor N13 is connected to the source of the transistor N10. The transistors N10, P12, and N13 constitute a circuit for controlling the CMOS inverter.

REFERENCES:
patent: 4890018 (1989-12-01), Fukushi
patent: 5030860 (1991-07-01), Tran
patent: 5254885 (1993-10-01), Ando
"ISSCC92/Session 3/High-Performance Circuits/Paper WP 3.2", Hiraki et al., IEEE International Solid State Circuits Conference, pp. 48 & 49 (1992).

Affiliated with

Also associated with

Rating

BiCMOS logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with BiCMOS logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BiCMOS logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1099839