Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator
Patent
1998-01-28
2000-04-04
Nelms, David
Static information storage and retrieval
Read/write circuit
Including reference or bias voltage generator
36518911, 36518908, G11C 1604
Patent
active
060469447
ABSTRACT:
A voltage bias generator circuit which uses a series of small transistors to form essentially a resistor ladder to produce a desired bias voltage at an intermediate node using the sizing of the transistors and the placement of the node. The output node is then connected to a first voltage level shifting circuit for shifting the voltage by at least 1 V.sub.T. The output of the first voltage level shifting circuit is then coupled to the second voltage level shifting circuit, which shifts it back down or up to the desired bias voltage.
REFERENCES:
patent: 5671179 (1997-09-01), Javanifard
patent: 5825236 (1998-10-01), Seevinck et al.
patent: 5841714 (1998-11-01), Sher et al.
"Dynamic Dielectric Protection For I/O Circuits Fabricated in a 2.5V CMOS Technology Interfacing to a 3.3V LVTTL Bus", John Connor et al., 1997 Symposium on VLSI Circuits Digest of Technical Papers.
Le Thong
Nelms David
Sun Microsystems Inc.
LandOfFree
Bias generator circuit for low voltage applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bias generator circuit for low voltage applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bias generator circuit for low voltage applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-371486