Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1998-09-16
2000-09-05
Pan, Daniel C.
Electrical computers and digital processing systems: processing
Processing control
Branching
712233, 712236, 712237, G06F 926
Patent
active
061158100
ABSTRACT:
One embodiment of the present invention provides a system for predicting an address of an instruction following a branch instruction in a computer instruction stream. This system receives a current address specifying an address of a current instruction. It uses this current address (or possibly a preceding address) to generate a first select signal, which is used to select a first predicted address of an instruction following the current instruction in the computer instruction stream. At the same time the system generates a second select signal, which takes more time to generate than the first select signal but achieves a more accurate selection for a predicted address of the instruction following the current instruction. The system assumes that the first predicted address is correct and proceeds with a subsequent instruction fetch operation using the first predicted address. Next, the system compares the first select signal with the second select signal. If the first select signal is the same as the second select signal, the system allows the subsequent instruction fetch operation to proceed using the first predicted address. Otherwise, the system uses the second select signal to select a second predicted address, and delays the subsequent instruction fetch operation so that the instruction fetch operation can proceed using the second predicted address. This bi-level architecture allows branch prediction work efficiently even at the higher clock frequencies that arise as semiconductor technologies continue to improve.
REFERENCES:
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5515518 (1996-05-01), Stiles et al.
patent: 5875324 (1999-02-01), Tran et al.
patent: 5995749 (1999-11-01), Tran
Cherabuddi Rajasekhar
Patel Sanjay
Talcott Adam R.
Nguyen Dzung C.
Pan Daniel C.
Sun Microsystems Inc.
LandOfFree
Bi-level branch target prediction scheme with mux select predict does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-level branch target prediction scheme with mux select predict, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-level branch target prediction scheme with mux select predict will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2223567