Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device
Patent
1991-12-09
1994-02-15
McCamish, Marion E.
Radiation imagery chemistry: process, composition, or product th
Imaging affecting physical property of radiation sensitive...
Making electrical device
430311, 430323, 430324, 430325, 156643, 156644, 156651, 1566591, G03C 500, G03F 736
Patent
active
052866076
ABSTRACT:
A multi-level patterning process for use in the semiconductor fabrication technology that will consistently produce a very fine and well defined pattern, and which can be re-worked, especially at the early stages of the process is accomplished. In the process, a thick resist, such as a Novolak resin with suitable additives is spun on a wafer. This material is heavily dyed to the exposing wave length of the radiant energy source of the stepper. The planerizing layer is exposed to a silicon containing atmosphere, such as hexamethyldisilazane (HMDS) for a period of time and a temperature sufficient for the silicon to penetrate a short distance, for example about 0.25 micrometers into the resist. The resist is crosslinked during this bake or during a subsequent bake. These wafers are now ready for standard resist processing. The resist is spun, exposed, and developed. The wafers are then inspected for error. Rework can be accomplished at the stage by stripping the top resist and recoating. After inspection, the wafers go through a short RIE that transfers the pattern down through the silicon containing layer. This etch is then converted to an oxygen gas only etch that etches the rest of the way through the planerizing layer. The silicon containing resist layer acts as an etch mask. The wafer has now completed the lithography step and is ready for further processing.
REFERENCES:
patent: 4738916 (1988-04-01), Namatsu
patent: 4810601 (1989-03-01), Allen
patent: 4882008 (1989-11-01), Garza
patent: 5100503 (1992-03-01), Allman
Chartered Semiconductor Manufacturing Pte Ltd.
Duda Kathleen
McCamish Marion E.
Saile George O.
LandOfFree
Bi-layer resist process for semiconductor processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-layer resist process for semiconductor processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-layer resist process for semiconductor processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1206063