Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-10-30
2000-04-25
Myers, Paul R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710 66, 711211, G06F 1312
Patent
active
060555971
ABSTRACT:
A bi-directional buffer circuit for transferring data between clock boundaries in a computer system is described. The circuit is divided into halves, with one half being controlled by a first clock and the second half being controlled by a second clock. The incoming data that is synchronized to the first clock is compiled into data blocks and stored into registers before being synchronized and transferred to the other half of the circuit. The data blocks that are stored in the register sent across a the clock boundary the then synchronized into matched registers within the second half of the circuit. In addition, the signals that control the synchronization of data blocks between the halves of the circuit are synchronized by two stages of registers to avoid the problem the metastability.
REFERENCES:
patent: 4642794 (1987-02-01), Lavelle et al.
patent: 4816992 (1989-03-01), Matsumoto
patent: 4825098 (1989-04-01), Aoyama
patent: 4833655 (1989-05-01), Wolf et al.
patent: 4878166 (1989-10-01), Johnson et al.
patent: 5079693 (1992-01-01), Miller
patent: 5255239 (1993-10-01), Taborn et al.
patent: 5276807 (1994-01-01), Kodama et al.
patent: 5295246 (1994-03-01), Bischoff et al.
patent: 5325510 (1994-06-01), Frazier
patent: 5349683 (1994-09-01), Wu et al.
patent: 5448558 (1995-09-01), Gildea et al.
patent: 5454085 (1995-09-01), Gajjar et al.
patent: 5471488 (1995-11-01), Bender
patent: 5499344 (1996-03-01), Elnashar et al.
patent: 5524270 (1996-06-01), Haess et al.
patent: 5548786 (1996-08-01), Amini et al.
patent: 5557750 (1996-09-01), Moore et al.
patent: 5561779 (1996-10-01), Jackson et al.
patent: 5603052 (1997-02-01), Chejlava, Jr. et al.
patent: 5627991 (1997-05-01), Hose, Jr. et al.
patent: 5758107 (1998-05-01), Robles et al.
patent: 5764966 (1998-06-01), Mote, Jr.
patent: 5768546 (1998-06-01), Kwon
patent: 5916312 (1999-06-01), Phung et al.
Micron Electronics Inc.
Myers Paul R.
LandOfFree
Bi-directional synchronizing buffer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-directional synchronizing buffer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-directional synchronizing buffer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1002687