Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-03-13
2007-03-13
Trinh, Michael (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S316000
Reexamination Certificate
active
10409407
ABSTRACT:
A bi-directional read/program non-volatile memory cell and array is capable of achieving high density. Each memory cell has two spaced floating gates for storage of charges thereon. The cell has spaced apart source/drain regions with a channel therebetween, with the channel having three portions. One of the floating gate is over a first portion; another floating gate is over a second portion, and a gate electrode controls the conduction of the channel in the third portion between the first and second portions. An independently controllable control gate is insulated from each of the source/drain regions, and is also capacitively coupled to the floating gate. The cell programs by hot channel electron injection, and erases by Fowler-Nordheim tunneling of electrons from the floating gate to the gate electrode. Bi-directional read permits the cell to be programmed to store bits, with one bit in each floating gate. The independently controllable control gates permit an array of such memory cells to operate in a NAND configuration.
REFERENCES:
patent: 4868629 (1989-09-01), Eitan
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5029130 (1991-07-01), Yeh
patent: 5160986 (1992-11-01), Bellezza
patent: 5278439 (1994-01-01), Ma et al.
patent: 5412600 (1995-05-01), Nakajima
patent: 5414693 (1995-05-01), Ma et al.
patent: 5739567 (1998-04-01), Wong
patent: 5768192 (1998-06-01), Eitan
patent: 5786612 (1998-07-01), Otani et al.
patent: 6002152 (1999-12-01), Guterman et al.
patent: 6011725 (2000-01-01), Eitan
patent: 6074914 (2000-06-01), Ogura
patent: 6093945 (2000-07-01), Yang
patent: 6103573 (2000-08-01), Harari et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6197637 (2001-03-01), Hsu et al.
patent: 6281545 (2001-08-01), Liang et al.
patent: 6329685 (2001-12-01), Lee
patent: 6331721 (2001-12-01), Sung et al.
patent: 6420231 (2002-07-01), Harari et al.
patent: 6426896 (2002-07-01), Chen
patent: 6541815 (2003-04-01), Mandelman et al.
patent: 6597036 (2003-07-01), Lee et al.
patent: 6746920 (2004-06-01), Wen et al.
patent: 6952034 (2005-10-01), Hu et al.
patent: 2002/0056870 (2002-05-01), Lee et al.
patent: 2002/0163031 (2002-11-01), Lee et al.
patent: 2004/0087084 (2004-05-01), Hsieh
IEEE, 2002, entitled “Quantum-well Memory Device (QW/MD) With Extremely Good Charge Retention,” Z. Krivokapic, et al. (4 pages).
Hayashi et al., “A Self-Aligned Split-Gate Flash EEPROM Cell With 3-D Pillar Structure,” pp. 87-88, 1999 Symposium on VLSI Technology Digest Of Technical Papers, Center for Integrated Systems, Stanford University, Stanford, CA 94305, USA.
U.S. Appl. No. 10/824,016, filed Apr. 2004, Lee.
Chen Bomy
Frayer Jack
Kianian Sohrab
DLA Piper (US) LLP
Rose Kiesha
Silicon Storage Technology, Inc.
Trinh Michael
LandOfFree
Bi-directional read/program non-volatile floating gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-directional read/program non-volatile floating gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-directional read/program non-volatile floating gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3735302