Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Patent
1998-05-15
2000-09-26
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
710 5, 710 57, 710 65, 712300, G06F 1300
Patent
active
061254061
ABSTRACT:
The invention provides a data packing device that packs selected bits of input data into an output data. The data packing device includes a data positioner, an output latch, and output selector and a controller. The data positioner positions the bits of the input data relative to bit positions of the output latch so that the selected bits from the input data may be packed. The output latch includes a first portion and a second portion which are packed alternately in a ping-pong manner. The controller is implemented using state machines where one state machine is allocated for packing a specific number of bits selected from the input data into the output data. Thus, the controller includes a number of state machines where each state machine corresponds to one selected number of bits of the input data that may be selected to be packed. For input data in bytes, the controller includes eight state machines.
REFERENCES:
patent: 3914744 (1975-10-01), Brown
patent: 4345316 (1982-08-01), Hirotani et al.
patent: 4636976 (1987-01-01), Takla
patent: 4901076 (1990-02-01), Askin et al.
patent: 4918644 (1990-04-01), Terada et al.
patent: 4974188 (1990-11-01), Dolecek
patent: 5008886 (1991-04-01), Chinnaswamy et al.
patent: 5150364 (1992-09-01), Negus
patent: 5327543 (1994-07-01), Miura et al.
patent: 5423010 (1995-06-01), Mizukami
patent: 5499263 (1996-03-01), Schmit et al.
patent: 5608738 (1997-03-01), Matsushita
patent: 5625355 (1997-04-01), Takeno et al.
patent: 5638069 (1997-06-01), Rensink et al.
patent: 5644579 (1997-07-01), Sheppard
patent: 5768546 (1998-06-01), Kwon
patent: 5828906 (1998-10-01), Jeon et al.
patent: 5903779 (1999-05-01), Park
patent: 5960450 (1999-09-01), Lang et al.
patent: 5974433 (1999-10-01), Currie
IBM TBD Dishon et al, "Variable-length data assembler", vol. 19, No. 12, Oct. 1976, pp.1892-1895.
IBM TBD Dewar, "Data Packer", vol. 25, No. 1, Jun. 1982, pp. 265-268.
Choi Yung Ran
Williams Leon C.
Cao Chun
Lee Thomas C.
Xerox Corporation
LandOfFree
Bi-directional packing data device enabling forward/reverse bit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-directional packing data device enabling forward/reverse bit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-directional packing data device enabling forward/reverse bit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2108941