Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2005-11-08
2005-11-08
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S026000, C326S027000
Reexamination Certificate
active
06963218
ABSTRACT:
Method and apparatus for a bi-direction interface and communication link are described. More particularly, an input/output block is formed with a digitally controlled impedance output driver output coupled at an input/output node to an input terminal of a differential amplifier. Another terminal of the differential amplifier is used for inputting a reference voltage. As the digitally controlled impedance output buffer may be adjusted for impedance matching with transmission line impedance, no parallel terminating resistance is needed. Accordingly, two such input/output blocks may be coupled to form a bi-directional communication link with the advantage of an absence of parallel termination resistance at inputs to such input/output blocks.
REFERENCES:
patent: 5134311 (1992-07-01), Biber et al.
patent: 5463326 (1995-10-01), Raje
patent: 5506541 (1996-04-01), Herndon
patent: 5559441 (1996-09-01), Desroches
patent: 5877632 (1999-03-01), Goetting et al.
patent: 5949268 (1999-09-01), Miura et al.
patent: 6087847 (2000-07-01), Mooney et al.
patent: 6094069 (2000-07-01), Magane et al.
patent: 6160417 (2000-12-01), Taguchi
patent: 6218863 (2001-04-01), Hsu et al.
patent: 6232814 (2001-05-01), Douglas, III
patent: 6278300 (2001-08-01), Urakawa
patent: 6380758 (2002-04-01), Hsu et al.
patent: 6414525 (2002-07-01), Urakawa
patent: 6445245 (2002-09-01), Schultz et al.
patent: 6480026 (2002-11-01), Andrews et al.
patent: 6480798 (2002-11-01), Lee
patent: 6549036 (2003-04-01), Lee
patent: 0978943 (2000-02-01), None
Thaddeus J. Gabara and Scott C. Knauer, “Digitally Adjustable Resistors in CMOS for High-Performance Applications” IEEE Journal of Solid State Circuits, vol. 27, No. 8, Aug. 1992.
Aris Balatsos and David Lewis, “TA 10.4 Low-Skew Clock Generator with Dynamic Impedance and Delay Matching” IEEE International Solid State Circuits Conference, 1999.
Toshiro Takahashi et al, “TA 10.1 110GB/s Simultaneous Bi-Directional Transceiver Logic Synchronized with a System Clock” IEEE International Solid State Circuits Conference, 1999.
Sai Vishwanthaiah et al, “TP 15.1 Dynamic Termination Output Driver for a 600MHZ Microprocessor” IEEE International Solid State Circuits Conference, 2000.
Alexander Mark A.
Lesea Austin H.
Liu Justin
Tran Anh Q.
Webostad W. Eric
Xilinx , Inc.
Young Edel M.
LandOfFree
Bi-directional interface and communication link does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-directional interface and communication link, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-directional interface and communication link will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3521948