Bi-directional bus circuitry executing bi-directional data...

Details Bi-directional bus circuitry executing bi-directional data... Bi-directional bus circuitry executing bi-directional data...

2005-02-15

2005-02-15

Myers, Paul R. (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

Reexamination Certificate

active

06857039

ABSTRACT:
A data bus included in a bi-directional bus circuitry is divided into a first bus node and a second bus node by a repeater circuit. The repeater circuit includes a first tristate buffer for amplifying and transmitting data from the first bus node to the second bus node, and a second tristate buffer connected in reverse direction. When the data bus is not used, the first and second tristate buffers are both activated, and the repeater circuit functions as a latch circuit. Therefore, in the bi-directional bus circuitry, even when the data bus is not used, the potential level of the data bus can be prevented from being left unfixed, ensuring stable operation.

REFERENCES:
patent: 4974153 (1990-11-01), Pimm et al.
patent: 5842027 (1998-11-01), Oprescu et al.
patent: 63-85852 (1988-04-01), None
patent: 5-216818 (1993-08-01), None
patent: 7-38399 (1995-02-01), None
patent: 09205355 (1997-08-01), None
patent: 11-154043 (1999-06-01), None
patent: 11-175463 (1999-07-01), None

Affiliated with

Also associated with

Rating

Bi-directional bus circuitry executing bi-directional data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bi-directional bus circuitry executing bi-directional data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-directional bus circuitry executing bi-directional data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3497636