Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-12-02
2008-12-30
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07472359
ABSTRACT:
A systematic method and system for behavioral transformations for hardware synthesis and code optimization in software compilation based on Taylor Expansion Diagrams. The system can be integrated with any suitable architectural synthesis system. It can also be built into a compiler tool for general purpose processor or into a specific target compiler. For hardware synthesis, an arithmetic expression of the computation is extracted from the behavioral-level HDL design or directly from its matrix representation, and represented in canonical data structure, called Taylor Expansion Diagram. In architectural synthesis, factorization, common sub-expression extraction and decomposition of the resulting Taylor Expansion Diagram is performed, producing an optimized data flow graph, from which the structural HDL design is obtained using standard architectural synthesis. For software compilation and code optimization, common sub-expression extraction and factorization serve as pre-compilation optimization tasks performed according to the target architecture to generate a new code for the compiler.
REFERENCES:
patent: 6732341 (2004-05-01), Chang et al.
patent: 2004/0093570 (2004-05-01), Jain et al.
Chaiyakul, V; Gajski, D D; and Ramachandran, L; Minimizing Syntalic Variance with Assignment Decision Diagrams; Technical Report #92-34, Apr. 16, 1992; Dept. of Information and Computer Science, University of California, Irvine, 20 pages.
Ganai, M K; Gupta A; Mukaiyama; and Wakabayashi, K; Another Dimension to High Level Synthesis; Verification;Proceedings of the European Joint Conferences on Theory and Practice of Software—2006; Sixth International Workshop on Designing Correct CircuitsSheeran, Mary (ed.), 2006, 2 pages.
Ganai, M K; Gupta A; Mukaiyama; and Wakabayashi, K; Another Dimension to High Level Synthesis; Verification; Slide Show, Jan. 31, 2006, NEC Labs America, Princeton, NJ, 20 pages.
Hosangadi, A; Fallah, F and Kastner, R; Common Subexpression Elimination Involving Multiple Variables for Linear DSP Synthesis; 15thInstitute of Electrical and Electronics Engineers International Conference on Application-Specific Systems, Architectures and Processors, IEEE Computer Society, 2004., 11 pages.
Hosangadi, A; Fallah, F and Kastner, R; Factoring and Eliminatiing Common Subexpressions in Polynomial Expressions; Institute of Electrical and Electronics Engineers, 2004, 169-174, Nov. 7-11, 2004.
Hosangadi, A; Fallah, F and Kastner, R; Simultaneous Optimization of Delay and Number of Operations in Multiplierless Implementation of Linear Systems. Proceedings of the 14th International Workshop on Logic and Synthesis (IWLS), Lake Arrowhead, CA, Jun. 2005, 8 pages.
Hosangadi, A; Fallah, F and Kastner, R; Optimizing Polynomial Expressions by Algebraic Factorization and Common Subexpression Elimination; Institute of Electrical and Electronics Engineers Transactions on Computer-Aided Design of Integrated Circuits and Systems, Oct. 2006, 2012-2022, 25 (10).
Chandrakasan, A; Potkonjak, M; Mehra, R; Rabaey, J and Brodersen, RW; Optimizing Power Using Transformations; Institute of Electrical and Electronics Engineers Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jan. 1995, 12-31, 14 (1).
Potkonjak, M and Rabaey JM; Maximally and Arbitrarily Fast Implementation of Linear and Feedback Linear Computations; Institute of Electrical and Electronics Engineers Transactions on Computer-Aided Design of Integrated and Systems. Jan. 2000, 30-43, 19 (1).
Potkonjak, M and Rabaey, J; Optimizing Resource Utilization Using Transformations, Institute of Electrical and Electronics Engineers Transactions on Computer-Aided Design of Integrated Circuits and Systems, Mar. 1994, 277-292, 13 (3).
Gupta, S; Dutt, N; Gupta, R; and Nicolau, A; Dynamic Conditional Branch Balancing during the High-level Synthesis of Control-Intensive Designs; Design, Automation and Test in Europe Conference and Exhibition, 2003, 270-275.
Gupta, S, Gupta, R K; Dutt, ND, and Nicolau, A; Coordinated Parallelizing Compiler Optimizations and High-Level Synthesis; ACM Transactions on Design Automation of Electronic Systems, Oct. 2004, 1-31, 9 (4).
Gupta, S; Savoiu, N; Dutt, N; Gupta, R; and Nicolau, A; Using Global Code Motions to Improve the Quality of Results for High Level Synthesis; Institute of Electrical and Electronics Engineers Transactions on Computer-Aided Design of Integrated Circuits and Systems, Feb. 2004, 302-312, 23 (2).
Püschel, M; Moura, JMF; Johnson; JR; Padua, D; Veloso, MM; Singer, BW; Xiong, J; Franchetti, F; Ga{hacek over (c)}ić, Voronenko, A; Y; Chen, K; Johnson, RW; and Rizzolo, N; Spiral: Code Generation for DSP Transforms; Proceedings of the Institute of Electrical and Electronics Engineers, Feb. 2005, 232-275, 93 (2).
Lin, YL; Recent Developments in High Level Synthesis; ACM Transaction on Design Automation of Electronic Systems (TODAES), Jan. 1997, 2-21, vol. 2, Issue 1.
Martin, E; Sentieys, O; Dubois, H; and Philippe, JL; Gaut: An Architectural Synthesis Tool For Dedicated Signal Processors: Design Automation Conference, 1993, with EURO-VHDL '93, Proceedings EURO-DAC '93, European, Sep. 20-24, 1993, 14-19.
Peymandoust, A and De Micheli, G; Application of Symbolic Computer Algebra in High-Level Data-Flow Synthesis; Institute of Electrical and Electronics Engineers Transactions on Computer-Aided Design in Integrated Circuits and Systems; Sep. 2003, 1154-1165, 22 (9).
Ciesielski, MJ; Kalla, P; Zeng, Z; and Rouszeyre, B; Taylor Expansion Diagrams; A Compact, Canonical Representation with Applications to Symbolic Verification; Design, Automation and Test in Europe Conference and Exhibition, 2002 Proceedings, 285-289.
Kalla, P; Ciesielski, M; Boutillon, E; and Martin, E; High-Level Design Verification Using Taylor Expansion Diagrams: First Results, High-Level Validation and Test Workshop, 2002, Seventh IEEE International, Oct. 27-29, 2002, 13-17.
Gomez-Prado, D; Ren, O; Askar, S, Ciesielski, M; and Boutillon E; Variable Ordering for Taylor Expansion Diagrams; IEEE International High Level Design Validation and Test Workshop>, HLDVT-04, Nov. 2004, 55-59.
Yang, C and Ciesielski, M; BDS: A BDD-Based Logic Optimization System; Institute of Electrical and Electronics Engineers Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jul. 2002, 866-876, 21 (7).
Aho, A; Sethi, R; and Ullman, JD; Compilers: Principles, Techniques, and Tools, 1986, pp. 290-291, 530-533, 554-559, 584-603, 632-637, 708-711, Pearson Education North Asia Limited, Addison Wesley, Singapore.
De Micheli, G; Synthesis and Optimization of Digital Circuits; 1994, 126-137, McGraw-Hill, Inc., Schaum Division, Hightstown, New Jersey, USA.
Gupta. S; Dutt. N. Gupta, R; and Nicolau, A. Spark: A High-Level Synthesis Framework for Applying Parallelizing Compiler Transformations; VLSI Design, 2003, Proceedings. 16th International Conference on, 461-466.
Askar Serkan
Boutillon Emmanuel
Ciesielski Maciej
Guillot Jeremie
Kik Phallaka
Reinhart Boerner van Deuren s.c.
University of Massachusetts
LandOfFree
Behavioral transformations for hardware synthesis and code... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Behavioral transformations for hardware synthesis and code..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Behavioral transformations for hardware synthesis and code... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4031257