Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2011-05-17
2011-05-17
Puente, Emerson C (Department: 2196)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S106000, C707S814000
Reexamination Certificate
active
07945911
ABSTRACT:
Method and apparatus for barrier synchronization of threads, for example work-stealing threads. Embodiments may provide a consensus barrier synchronization mechanism that allows a “stop world” operation being performed by two or more worker threads configured to “steal” work from other threads to complete, even if one or more of the threads are not scheduled/started by the thread scheduler and thus do not rendezvous or “check in” at a consensus barrier in a timely manner. In embodiments, portions (subtasks) of the overall task which were assigned to the tardy thread may have been completed by other work-stealing threads, and one of the other threads may check in the tardy thread at the consensus barrier upon determining that the thread is dormant and does not have any more apportioned work to be performed. In one embodiment, the task being performed may be garbage collection for a process.
REFERENCES:
patent: 6526422 (2003-02-01), Flood et al.
patent: 6823351 (2004-11-01), Flood et al.
patent: 6826583 (2004-11-01), Flood et al.
patent: 7069281 (2006-06-01), Garthwaite
patent: 7321989 (2008-01-01), Grayver
patent: 7581222 (2009-08-01), Blainey et al.
patent: 2003/0005025 (2003-01-01), Shavit et al.
patent: 2003/0005029 (2003-01-01), Shavit et al.
patent: 2003/0005114 (2003-01-01), Shavit et al.
patent: 2004/0128401 (2004-07-01), Fallon et al.
Cheng, et al., “A Parallel, Real-Time Garbage Collector,” ACM 2001, pp. 125-136.
Blumofe, et al., “Scheduling Multithreaded Computations by Work Stealing,” 1994, Proceedings of the 35thAnnual IEEE Conference on Foundations of Computer Science, 13 pages.
Flood, et al., “Parallel Garbage Collection for Shared Memory Multiprocessors,” sun.com/research/jtech, Apr. 2001, USENIX JVM Conference, 10 pages.
Arora, et al., “Thread Scheduling for Multiprogrammed Multiprocessors,” Proceedings of the Tenth Annual ACM Symposium of Parallel Algorithms and Architectures, Jun. 1998, 11 pages.
Kowert Robert C.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Oracle America Inc.
Puente Emerson C
Truong Camquy
LandOfFree
Barrier synchronization method and apparatus for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Barrier synchronization method and apparatus for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Barrier synchronization method and apparatus for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2652363