Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-11-28
2002-09-24
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S644000, C438S648000, C438S687000
Reexamination Certificate
active
06455418
ABSTRACT:
FIELD OF THE INVENTION
The present invention is directed, in general, to integrated circuits and, more specifically, to an integrated circuit that includes copper metallization.
BACKGROUND OF THE INVENTION
Copper metallization is used to form interconnects in integrated circuits. This has been done in the past by masking and etching a semiconductor substrate to form features such as damascene structures, windows, trenches and vias, then metallizing with tantalum (which is used as a barrier), forming a copper seed layer by physical vapor deposition (PVD) and then electro-chemically depositing (ECD) copper by electroless or electrolytic plating. The substrate is polished and the resulting copper-filled trenches are referred to as a “damascene structure”, as one example. Unfortunately, this approach is known to form an undesirable grain structure in the copper, i.e., the copper grains grow from the walls of the features inward. It is preferred that the grain structure grows from the bottom of the feature upward. While not completely understood, it is suspected that orientation of the grain boundaries of the copper in a direction perpendicular to the flow of current is advantageous in that it may inhibit electromigration. Alternatively, a concomitant reduction in total grain boundary area may also be advantageous in reducing copper or point dislocation diffusion, thereby also inhibiting electromigration. In any case, it has recently been suggested that the application of titanium nitride to the tantalum prior to deposition of the copper will result in formation of such a desirable grain structure in the copper. However, titanium nitride provides poor conformal coverage inside features with aspect ratios greater than about 2:1 ( height, divided by diameter) thereby resulting in lack of copper fill-in in windows, vias or damascene structures and producing voids. Therefore, the creation of structures having higher aspect ratios would require repetition of the process suggested in the prior art in order to form “dual damascene” structures, which require an additional etch step to produce.
SUMMARY OF THE INVENTION
The invention includes a process for copper metallization of an integrated circuit, comprising the steps of forming tantalum on a substrate, forming tantalum nitride over the tantalum, forming titanium nitride over the tantalum nitride, and then forming copper over the titanium nitride, and integrated circuits made thereby. The invention is particularly useful in forming damascene structures with large aspect ratios. Use of this novel barrier improves electroplated copper interconnect reliability in integrated circuits. The invention may be used in all technologies with copper metallization.
REFERENCES:
patent: 5362663 (1994-11-01), Bronner et al.
patent: 5595937 (1997-01-01), Mikagi
patent: 5668054 (1997-09-01), Sun et al.
patent: 5676587 (1997-10-01), Landers et al.
patent: 5814557 (1998-09-01), Venkatraman et al.
patent: 5880018 (1999-03-01), Boeck et al.
patent: 5916011 (1999-06-01), Kim et al.
patent: 5930669 (1999-07-01), Uzoh
patent: 5933758 (1999-08-01), Jain
patent: 5981374 (1999-11-01), Dalal et al.
patent: 5989623 (1999-11-01), Chen et al.
patent: 6004188 (1999-12-01), Roy
patent: 6037258 (2000-03-01), Liu et al.
patent: 6071814 (2000-06-01), Jang
patent: 6080669 (2000-06-01), Iacoponi et al.
patent: 6123825 (2000-09-01), Uzoh et al.
patent: 6174811 (2001-01-01), Ding et al.
patent: 6214731 (2001-04-01), Nogami et al.
patent: 6249055 (2001-06-01), Dubin
patent: 6268289 (2001-07-01), Chowdhury et al.
patent: 6339258 (2002-01-01), Conney et al.
patent: 2 336 469 (1999-10-01), None
“Meeting Report,” Solid State Technology Jul., 1998 Ed Korczynski, Senior Technical Editor.
Bhowmik Siddhartha
Chittipeddi Sailesh
Merchant Sailesh Mansinh
Agere Systems Guardian Corp.
Chaudhuri Olik
Rao Shrinivas H.
LandOfFree
Barrier for copper metallization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Barrier for copper metallization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Barrier for copper metallization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2847417