Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2007-01-10
2009-10-13
Tsai, Henry W. H. (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S024000
Reexamination Certificate
active
07603490
ABSTRACT:
A direct memory access (DMA) device includes a barrier and interrupt mechanism that allows interrupt and mailbox operations to occur in such a way that ensures correct operation, but still allows for high performance out-of-order data moves to occur whenever possible. Certain descriptors are defined to be “barrier descriptors.” When the DMA device encounters a barrier descriptor, it ensures that all of the previous descriptors complete before the barrier descriptor completes. The DMA device further ensures that any interrupt generated by a barrier descriptor will not assert until the data move associated with the barrier descriptor completes. The DMA controller only permits interrupts to be generated by barrier descriptors. The barrier descriptor concept also allows software to embed mailbox completion messages into the scatter/gather linked list of descriptors.
REFERENCES:
patent: 6848029 (2005-01-01), Coldewey
patent: 6981074 (2005-12-01), Oner et al.
patent: 7076578 (2006-07-01), Poisner et al.
patent: 7218566 (2007-05-01), Totolos, Jr. et al.
patent: 2003/0172208 (2003-09-01), Fidler
patent: 2004/0034718 (2004-02-01), Goldenberg et al.
patent: 2004/0187122 (2004-09-01), Gosalia et al.
patent: 2005/0027902 (2005-02-01), King et al.
patent: 2005/0108446 (2005-05-01), Inogai
patent: 2006/0206635 (2006-09-01), Alexander et al.
patent: 2007/0073915 (2007-03-01), Go et al.
patent: 2007/0074091 (2007-03-01), Go et al.
patent: 2007/0079185 (2007-04-01), Totolos, Jr.
patent: 2007/0162652 (2007-07-01), Go et al.
patent: 2007/0204091 (2007-08-01), Hofmann et al.
patent: 1794214 (2006-06-01), None
U.S. Appl. No. 11/532,562, filed Sep. 18, 2006, Biran et al.
U.S. Appl. No. 11/621,789, filed Jan. 10, 2007, Biran et al.
Biran Giora
De la Torre Luis E.
Drerup Bernard C.
Gupta Jyoti
Nicholas Richard
International Business Machines - Corporation
Nam Hyun
Talpis Matthew B.
Tkacs Stephen R.
Tsai Henry W. H.
LandOfFree
Barrier and interrupt mechanism for high latency and out of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Barrier and interrupt mechanism for high latency and out of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Barrier and interrupt mechanism for high latency and out of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4100819