Balanced resistance load type SRAM cell

Details Balanced resistance load type SRAM cell Balanced resistance load type SRAM cell

1996-03-28

1998-05-26

Nelms, David C.

Static information storage and retrieval

Systems using particular element

Flip-flop

365156, 365174, 257903, G11C 1100

Patent

active

057576947

ABSTRACT:
In a static semiconductor memory device including first and second power supply lines for a first voltage, a third power supply line for a second voltage, first and second nodes, and first and second drive transistors connected between the first and second nodes and the third power supply line, a first load resistor is connected between the first power supply line and the first node, and a second load resistor is connected between the second power supply line and the second node.

REFERENCES:
patent: 4125954 (1978-11-01), McKenny et al.
patent: 4541006 (1985-09-01), Ariizumi et al.
patent: 4768172 (1988-08-01), Sasaki
patent: 5365435 (1994-11-01), Matsumura et al.

Affiliated with

Also associated with

Rating

Balanced resistance load type SRAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Balanced resistance load type SRAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Balanced resistance load type SRAM cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1970911