Backplane bus system including a plurality of nodes

Details Backplane bus system including a plurality of nodes Backplane bus system including a plurality of nodes

1989-06-13

1990-05-01

Shaw, Gareth D.

Boots, shoes, and leggings

36493542, 3649354, G06F 1340

Patent

active

049224492

ABSTRACT:
A system for communicating between a plurality of nodes in a computer, each node including logic circuitry for transmitting and receiving data. The subject system includes (1) a backplane bus for carrying the data between the nodes, (2) a driver in each node and a current source circuit coupled to the bus which drive the bus in parallel to decrease the transition time of the data transmitted onto the bus, and (3) coupling resistors individually coupling the bus to the driver in each node and providing impedance matching between the bus and nodes and permitting driver overlap at the bus so that the higher speed and lower power dissipation occurs. In the preferred embodiment, CMOS logic circuitry is utilized and resistors are used to terminate the ends of the bus to the supply voltages.

REFERENCES:
patent: 3585399 (1971-06-01), Andrews, Jr.
patent: 4024501 (1977-05-01), Herring et al.
patent: 4141068 (1979-02-01), Mager et al.
patent: 4149241 (1979-04-01), Patterson
patent: 4347446 (1982-08-01), Price
patent: 4414480 (1983-11-01), Zasio
patent: 4467436 (1984-08-01), Chance et al.
patent: 4486753 (1984-12-01), Saeki et al.
patent: 4531068 (1985-07-01), Kraft et al.
patent: 4550400 (1985-10-01), Henderson, Jr. et al.
patent: 4550402 (1985-10-01), Gable et al.
patent: 4567575 (1986-01-01), Morihisa et al.
patent: 4598216 (1986-07-01), Lauffer et al.
patent: 4677566 (1987-06-01), Whittaker et al.
patent: 4691296 (1987-09-01), Struger
Personal Computer XT and Portable Personal Computer, Technical Reference, 4th Ed., Boca Raton, FL., IBM, 1984, pp. (1-1)to (3-10).
Uffenbeck, "Electrical Characteristics of a Bus", Microcomputers and Microprocessors: the 8080, 8085 and Z-80 Programming, Interfering and Troubleshooting, 1985, pp. 142-160.
CMOS Cookbook, Second Edition, 1988, Howard W. Sams & Co., (Publishers), Don Lancaster (Author) Revised by Howard M. Berlin, pp. 245-247.
Microcomputer Buses and Links, 1986, U.S. Edition Published by Academic Press Inc., D. Del Corso, H. Kirrman and J. D. Nicoud (Authors), pp. 37, 38.
Microprocessors and Microsystems, vol. 10, No. 2, Mar. 1986, Butterworth & Co. (Publishers) Ltd, (London, GB), R. Wilson: "The Physics of Driving Backplane Buses", pp. 61-64.
GB, A, 2175168 (SGS Microelecttronica) 19 Nov. 1986, IBM Technical Disclosure Bulletin, 19 Nov. 1986
IBM Technical Disclosure Bulletin, vol, 25, No. 8, Jan. 1983, (New York, US), A. Jordan, Jr.: "Bus-Protecting Driver with Error Detection", pp. 4100-4102.
Motorola Technical Developments, vol. 5, No. 8, Oct. 1985, Motorola, Inc. (Schumburg, Illinois, US), M. Bluhm: "A High Speed Output Buffer", pp. 54-55.
David B. Gustavson, "Computer Buses-A Tutorial", 1984, p. 9.
VME Bus Specification Manual, Mostek Corp., Motorola, Inc., Signetics/Philips, 1981, pp. 3-1, 3-2, 3-8.

Affiliated with

Also associated with

Rating

Backplane bus system including a plurality of nodes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Backplane bus system including a plurality of nodes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Backplane bus system including a plurality of nodes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-834782