Electrical computers and digital processing systems: virtual mac – Task management or control – Batch or transaction processing
Reexamination Certificate
2011-03-22
2011-03-22
Puente, Emerson C (Department: 2196)
Electrical computers and digital processing systems: virtual mac
Task management or control
Batch or transaction processing
C718S108000, C710S262000, C712S224000, C712S237000
Reexamination Certificate
active
07913255
ABSTRACT:
Techniques for the design and use of a digital signal processor, including processing transmissions in a communications (e.g., CDMA) system. The disclosed method and system provide background thread processing in a multithread digital signal processor for backgrounding and other background operations. The method and system form a background thread interrupt as one of a plurality of interrupt types, the background thread interrupt initiates a low-priority background process using one of a plurality of processing threads of a multithread digital signal processor. The process includes storing the background thread interrupt in an interrupt register and a background processing mask for associating with a processing thread of the multithread digital signal processor, which associates with at least a subset of said plurality of processing threads. Upon sensing a cache miss in one of the processing threads during multithread processing, the interrupt register issues the background thread interrupt and the digital signal processor initiates background processing using one of the processing threads having an associated background processing mask.
REFERENCES:
patent: 4494189 (1985-01-01), Bean et al.
patent: 4901307 (1990-02-01), Gilhousen et al.
patent: 5103459 (1992-04-01), Gilhousen et al.
patent: 5907702 (1999-05-01), Flynn et al.
patent: 6032245 (2000-02-01), Georgiou et al.
patent: 6134710 (2000-10-01), Levine et al.
patent: 6567839 (2003-05-01), Borkenhagen et al.
patent: 6845419 (2005-01-01), Moyer
patent: 7020879 (2006-03-01), Nemirovsky et al.
patent: 7120718 (2006-10-01), Pezzini
patent: 2002/0002667 (2002-01-01), Kelsey et al.
patent: 2005/0050305 (2005-03-01), Kissell
patent: 2005/0102458 (2005-05-01), Ober et al.
International Search Report-PCT/US06/060132, International Search Authority-European Patent Office-Mar. 30, 2007.
Written Opinion-PCT/US06-060132, International Search Authority-European Patent Office-Mar. 30, 2007.
Kamarchik Peter M.
Pauley Nicholas J.
Puente Emerson C
Qualcomm Incorporated
Truong Camquy
LandOfFree
Background thread processing in a multithread digital signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Background thread processing in a multithread digital signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Background thread processing in a multithread digital signal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2676877