Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2005-02-01
2005-02-01
Anderson, Matthew D. (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S205000, C711S213000, C711S137000
Reexamination Certificate
active
06851038
ABSTRACT:
A computer system is provided with a memory management unit (MMU) utilizing a translation look-aside buffer (TLB) arrangement. The computer system includes a bus, a unified cache memory, a main memory, a processor, and a memory controller. The TLB is configured for storing code and/or data. The main memory is coupled to the bus. The main memory contains descriptor tables for mapping virtual-to-physical address translations within a virtual memory system. The processor is coupled to the bus and the unified cache memory. The processor is configured to communicate and sequentially move through the main memory to retrieve a line of information from the main memory for storage in the unified cache memory. The cache is configured for storing the most recently retrieved code and data from main memory. The memory controller is coupled between the bus and the main memory. The memory controller is operative to enable the processor to retrieve the information in the form of descriptor page table entries for the translation lookaside buffer (TLB), or code and/or data for the unified cache memory. A method is also provided.
REFERENCES:
patent: 4797814 (1989-01-01), Brenza
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5345576 (1994-09-01), Lee et al.
patent: 5465337 (1995-11-01), Kong
patent: 5555395 (1996-09-01), Parks
patent: 5640533 (1997-06-01), Hays et al.
patent: 5696927 (1997-12-01), MacDonald et al.
patent: 5712998 (1998-01-01), Rosen
patent: 5752274 (1998-05-01), Garibay, Jr. et al.
patent: 5825878 (1998-10-01), Takahashi et al.
patent: 6105113 (2000-08-01), Schimmel
patent: 6249853 (2001-06-01), Porterfield
Jirgal James J.
Krolski Duane F.
Anderson Matthew D.
Koninklijke Philips Electronics , N.V.
Ure Michael J.
LandOfFree
Background fetching of translation lookaside buffer (TLB)... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Background fetching of translation lookaside buffer (TLB)..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Background fetching of translation lookaside buffer (TLB)... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3470649