Background block erase check for flash memories

Error detection/correction and fault detection/recovery – Pulse or data error handling – Transmission facility testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S048000, C714S718000, C714S042000

Reexamination Certificate

active

07117402

ABSTRACT:
A flash memory erase check circuit is disclosed. One embodiment includes an on-chip circuit that quickly and reliably checks that the flash memory chip is actually erased even after data gain that has resulted, for example, from a long period of storage.

REFERENCES:
patent: 5414664 (1995-05-01), Lin
patent: 5675540 (1997-10-01), Roohparvar
patent: 5995418 (1999-11-01), Chen et al.
patent: 6128224 (2000-10-01), Morton et al.
patent: 6240032 (2001-05-01), Fukumoto
patent: 6314026 (2001-11-01), Satoh
patent: 6335879 (2002-01-01), Matsubara et al.
patent: 6414874 (2002-07-01), Akaogi
patent: 6483752 (2002-11-01), Hirano
patent: 6498752 (2002-12-01), Hsu
patent: 6529413 (2003-03-01), Lee et al.
patent: 6563714 (2003-05-01), Chang
patent: 6643184 (2003-11-01), Pio
patent: 6883044 (2005-04-01), Roohparvar
patent: 2003/0039145 (2003-02-01), Keays

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Background block erase check for flash memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Background block erase check for flash memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Background block erase check for flash memories will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3631129

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.